

# Homework #3 (Deadline : 2025/11/16 Sun. 9AM)

- Use the *Synopsys Design Vision* EDA tool to synthesize your circuits in HW1 and HW2.
- Hand in a report describing:
  1. Your synthesis procedure
  2. The statistics of your designs including (1) gate count, (2) critical path delay, and (3) power consumption.
  3. The simulation results of the synthesized design and their correctness explanation. Compare the post-synthesis results with those of your original (pre-synthesis) designs. Describe the delay effect.
  4. Discussions
- Upload your report and designs including the synthesized circuits, testbench files and .sdf timing files to the course FTP.