

به نام خدا

گزارش کار فاز اول تمرین کامپیوتری 4 درس CAD

810101393

پریا پاسه ورز


810199421

آریان رجبی

کنترلر خواندن از بافر IF:

هر موقع امکان نوشتن در اسکرچ پد باشد، این کنترلر نوشتن را شروع میکند.

(PAR_READ = 1)




کنترلر خواندن از بافر فیلتر:

سیگنال chip_en اضافه شده و کمی سیگنال ها تغییر کرده اند.

Filter Read bufffer controller

`buffer_read_enable = chip_en ? (co == 0) : 0`



کنترلر نوشتن در بافر خروجی:

PAR_WRITE = 1 است، خواندن از این بافر ربطی به این پروژه ندارد و میتوانیم در تست بنچ PAR_READ را عدد دلخواه قرار دهیم.

stall is a 2bits signal where:

- 00 -> stall not valid
- 01 -> never happens
- 11 -> stall
- 10 -> write success

Write buffer controller

```
stateDiagram-v2
    state idle
    state write_check as write check
    state write_start as write start
    state write_done as write done

    idle --> idle : self-loop
    idle --> write_check : done = 1
    write_check --> write_start
    write_start --> write_done : buffer_ready = 1
    write_done --> idle : from the main controller
    write_start --> idle : buffer_ready = 0
```

from the main controller

done=0

buffer_write_en=1

idle

write check

write start

write done


done = 1

buffer_ready = 0


buffer_ready = 1

stall = {1, !buffer_ready}

کنترلر اصلی:




دیتاپس:



توجه: کیفیت بالاتر تمام تصاویر گزارش در فایل svg کنار PDF قرار گرفته اند.

از بافر حلقه ای تمرین کامپیوتری خودمان استفاده کرده ایم:



توجه: در جلسه توجیهی ذکر شد که حداکثر 2 تا IF در اسکرچ پد قرار می گیرند، اما در دیتاپس ما محدودیتی برای این موضوع در نظر گرفته نشده، و به کمک مموری IFmap status وضعیت هر درایه IF را ذخیره می کنیم (هماهنگ شده با TA)

نکات:

- 1- there's no need to check the buffer empty in "read buffer controller" because it is internally checked in the buffer itself (same for buffer full)
- 2- Write buffer controller knows that it has to wait one more cycle to make sure the buffer write is completed (write done state is added due to lack of 2 way handshake in circular buffer)
- 3- if map status:
 - 00 -> empty (DEFAULT)
 - 01 -> start (is the start of an IF)

10-> end

11 -> None (between start and end)

4- IFMap can write = (IFMap_status[write_counter] == empty)

5- IF_empty = if all bits of IFmap status table are 0

6- IFMap read address generator (given these inputs, address can easily be generated with + and *):

address = f(IF_start_addr,filter_size,stride, stride_step, i)

7- filter_cannot_read has the highest precedence in all 3 pipeline states
precedence in pipeline full:

- reading_empty
- stride_ended
- i_co

precedence in wait for start:

- stall = 00
- stall = 11
- is_last_filter (here stall is inevitably 10 because of precedence)
- stall = 10

in find start & end pointers, start_hit_empty has precedence

8- filter read address generator:

address = f(current_filter_start, i)

9- Scratch pad is a linear memory of LENGTH items each with a size of WIDTH

10- assume PAR_READ is 1, because scratch pad can write one at a time

11-IFmap buffer #row_size = IFMAP_BUFFER_WIDTH

12- is_last_filter once issued, can only be reset (will keep value of 1 until reset)

13- sp_valid and ep_valid stay 1 until rst

14- calculations on IF scratchpad addr (read and write) are circular, but in filter, co after done (no replacement)

15- start_hit_empty = (IFstatus [sp] == empty) (stay 1 until reset)

16- stall is a 2bits signal where:

- 00 -> stall not valid
- 01 -> never happens
- 11 -> stall
- 10 -> write success

17- stride_ended stay 1 until reset

18- filter_size = 1 could cause problems! (in is_last_filter)

19- make_empty makes the values in range start_ptr and end_ptr empty in IF status table

20- some signals and wires may be missing

21- in IFMap status table, if make_empty == 1 && set_status == 1 && start_ptr <= write_counter <= end_ptr, the controller goes to stall as an error, even though this should not be possible at all, because set status from read controller is meant to set the status of an empty item in scratchpad

22- stall means error, can exit stall with a reset signal

23- chip_en is 1 right from the beginning to the end, because after start, there's always possibility of read or write to the filters

24- start_ptr is sync, end_ptr is async (combinational)

25- update_end_ptr -> if read_addr_status is 10 (end) set ep_valid = 1 and update end_ptr value to read_addr

26- in pipeline_full state, if currently reading empty, everything will freeze, and as soon as reading_empty is 1, in the next clk (because controller is sync) it'll resume the work

به نام خدا

گزارش کار فاز دوم تمرین کامپیوتری 4 درس CAD


810101393

پریا پاسه ورز


810199421

آریان رجبی


تغییرات دیتا پث:



کنترلر اصلی:




سایر کنترلرها:



Filter Read buffer controller

$buffer_read_enable = chip_en ? (co == 0) : 0$



IF Read buffer controller

$buffer_read_enable = (IFMap_can_write == 1)$

