



COMPSYS 305: DIGITAL SYSTEM DESIGN I

Introduction to Mini Project

Muhammad Nadeem


Dept. of Electrical and Computer Engineering


The University of Auckland

Room: 401. 806, Email: muhammad.nadeem@auckland.ac.nz

Mini Project

- Design game using hardware components only
- Side-scroller game (moving from left to right)
- Player controls a bird, attempting to fly between rows of pipes without hitting them.
- The bird can move up or down (and backwards/forwards to some extent), controlled using a PS/2 mouse.
- If the bird is not flapping, it will free fall towards the ground and dies if he falls on the ground.
- May have different types of obstacle (e.g. pipes) and/or gifts (e.g. dollars, boxes, special flying abilities).
- The level of difficultness: the horizontal screen motion speed, the types of obstacles, and energy.





Mini Project



Main Components of Project

VGA Controller






Mouse Interface

Character ROM


0	0	0	1	1	0	0	0	\$18
0	0	1	1	1	1	0	0	\$3C
0	1	1	0	0	1	1	0	\$66
0	1	1	1	1	1	1	0	\$7E
0	1	1	0	0	1	1	0	\$66
0	1	1	0	0	1	1	0	\$66
0	1	1	0	0	1	1	0	\$66
0	0	0	0	0	0	0	0	\$00



VGA (Video Graphic Array) concepts

 VGA is a high-resolution video standard used mostly for computer monitors

PIN	SIGNAL NAME	DESCRIPTION		
1	RED	Red video signal		
2	GREEN	Green video signal		
3	BLUE	Blue video signal		
4	MONID(0)	Monitor ID signal 0		
5	GND DDC	Return		
6, 7, 8	AGND_VID	Analog video ground		
9	+5V_IO 5 V	Power for I/O device		
10	GND	HSYNC and VSYNC ground		
11 VGA_ID		VGA ID signal		
12	MONID(2)	Monitor ID signal 2		
13	HSYNC	Horizontal synchronization signal		
14	VSYNC	Vertical synchronization signal		
15	MONID(1)	Monitor ID signal 1		




VGA (Video Graphic Array) concepts


- VGA video standard contains 5 active signals:
 - Horizontal and vertical synchronisation signals
 - Three analog signals for red, green and blue (RGB) colours formation
 - By changing the analog voltage levels of the RGB signals, different colours can be produced
 - Depending on the number of bits supported by the development board, different amount of colours can be represented
- Video signal must redraw the entire screen 60 times per sec (60Hz rate) to avoid flickers
 - Human eyes detect flickers at refresh rate less than 30Hz
- We will use the common VGA display standard at 25MHz pixel rate with 640x480 resolution
 - 640x480 is the visible range
 - Each pixel takes 40ns at 25MHz pixel rate

VGA concepts (cont'd)

- Image displayed by turning pixels ONN and OFF
- The screen refresh the display from left to right, top to bottom
- You supply two pulses, hsync and vsync, that let the monitor lock onto timing
 - One horiozonal sync per scan line



Screen Refresh




VGA Timing

- To work with standard monitors and TVs you need to use the correct video timings
- The following table lists timing values for several popular resolutions.

	Discol Closels	Horizontal (in Pixels)				Vertical (in Lines)			
Format	Pixel Clock (MHz)	Active Video	Front Porch		Back Porch	Active Video	Front Porch	Sync Pulse	Back Porch
640x480, 60Hz	25.175	640	16	96	48	480	11	2	31
640x480, 72Hz	31.500	640	24	40	128	480	9	3	28
640x480, 75Hz	31.500	640	16	96	48	480	11	2	32
640x480, 85Hz	36.000	640	32	48	112	480	1	3	25
800x600, 56Hz	38.100	800	32	128	128	600	1	4	14
800x600, 60Hz	40.000	800	40	128	88	600	1	4	23
800x600, 72Hz	50.000	800	56	120	64	600	37	6	23
800x600, 75Hz	49.500	800	16	80	160	600	1	2	21
800x600, 85Hz	56.250	800	32	64	152	600	1	3	27
1024x768, 60Hz	65.000	1024	24	136	160	768	3	6	29
1024x768, 70Hz	75.000	1024	24	136	144	768	3	6	29
1024x768, 75Hz	78.750	1024	16	96	176	768	1	3	28
1024x768, 85Hz	94.500	1024	48	96	208	768	1	3	36

VGA horizontal sync


- Horizontal sync signal tells the monitor when to refresh 1 row of pixels (i.e. 640 pixels)
- When completing the refreshing process for 1 row, the beam is returning from the right most position to left most. During the return process, no pixel data is displayed



VGA horizontal sync

Time/Pixel =


Assuming each pixel is updated on rising edge of the clock, what is the operating frequency of VGA clock?




	a	b	С	d
(µs)	3.8	1.9	25.4	0.6
Pixels			640	

VGA Vertical Sync

- Vertical sync signal tells the monitor when to display a new image/frame
 - It is the time taken to completely refresh 480 lines of pixels




Altera VGA vertical timing specifications



VG	A mode	Vertical Timing Spec				
Configuration	Resolution (HxV)	a(lines)	b(lines)	c(lines)	d(lines)	
VGA(60Hz)	640x480	2	33	480	10	

Using FPGA for VGA display generation

- In order to generate the VGA signal at 25 MHz, the clock signal provided by DE0 (50MHz) needs to be halved
 - The halved clock signal can be used by counters to generate the horizontal and vertical sync signals
 - The counters also represent row and column address of a pixel, which can be used to retrieve pixel information from memory
 - For vertical sync and horizontal sync
 - Your hardware has to drive the control signals to the display and provide pixel values at the right rate



VGA sync example

```
library IEEE;
use IEEE.STD LOGIC 1164.all;
use IEEE.STD_LOGIC_ARITH.all;
use IEEE.STD_LOGIC_UNSIGNED.all;
ENTITY VGA SYNC IS
   PORT ( clock_25Mhz, red, green, blue : IN STD_LOGIC;
          red_out, green_out, blue_out, horiz_sync_out, vert_sync_out: OUT STD_LOGIC;
                    pixel row, pixel column: OUT STD LOGIC VECTOR(9 DOWNTO 0));
END VGA_SYNC;
ARCHITECTURE a OF VGA SYNC IS
   SIGNAL horiz_sync, vert_sync : STD_LOGIC;
   SIGNAL video_on, video_on_v, video_on_h : STD_LOGIC;
   SIGNAL h_count, v_count :STD_LOGIC_VECTOR(9 DOWNTO 0);
BEGIN
-- video_on is high only when RGB data is displayed
video_on <= video_on_h AND video_on_v;</pre>
PROCESS
BEGIN
   WAIT UNTIL (clock 25Mhz'EVENT) AND (clock 25Mhz='1');
```

```
--Generate Horizontal and Vertical Timing Signals for Video Signal
-- H count counts pixels (640 + extra time for sync signals)
640 659 755 799
-- H count
   IF (h_count = 799) THEN
        h count <= "0000000000";
   ELSE
        h_count <= h_count + 1;
   END IF;
--Generate Horizontal Sync Signal using H_count
   IF (h_count <= 755) AND (h_count >= 659) THEN
        horiz sync <= '0';
   ELSE
        horiz_sync <= '1';
   END IF;
--V_count counts rows of pixels (480 + extra time for sync signals)
  Vert_sync
-- V count 0
                                       480 493-494
                                                           524
   IF (v_count >= 524) AND (h_count >= 699) THEN
       v_count <= "0000000000";
   ELSIF (h_count = 699) THEN
       v_count <= v_count + 1;
   END IF;
```

```
-- Generate Vertical Sync Signal using V_count
    IF (v count \leq 494) AND (v count \geq 493) THEN
          vert_sync <= '0';</pre>
    ELSE
          vert_sync <= '1';</pre>
    END IF;
-- Generate Video on Screen Signals for Pixel Data
    IF (h_count <= 639) THEN
          video_on_h <= '1';
          pixel_column <= h_count;
    ELSE
          video_on_h <= '0';
    END IF:
    IF (v_count <= 479) THEN
          video on v <= '1';
          pixel_row <= v_count;
    ELSE
          video on v <= '0';
   END IF;
```

```
-- Put all video signals through DFFs to eilminate any delays that cause a blurry image

red_out <= red AND video_on;

green_out <= green AND video_on;

blue_out <= blue AND video_on;

horiz_sync_out <= horiz_sync;


vert_sync_out <= vert_sync;


END PROCESS;

END a;
```


Which letter will be displayed on VGA by the following VHDL statement?

```
if (((8<row<18) and (col = 8)) or ((8<row<18) and (col = 13)) or ((row=13) and (8<col<13))) then red <= '1'; else red <= '0'; end if;
```






VGA Practice – Write VHDL code for displaying letter 'E' on the screen




- Try the vga_sync.vhd file provided with the following configuration but note:
 - You need to generate a 25MHz clock signal
 - You need to do DE0 Pin assignment. A pin list miniproject.csv file is provided for you to import
 - Try this example out by connecting your DE0 board with the monitor




Colour Bar Example

- Try the vga_sync.vhd file with the following configuration
 - Since pixel_column bits 0-4 are not connected, the pixel colour will change every 32 pixels across the screen and it generates a sequence of colour bars in the VGA output
 - The colour bars display 8 different colours on RGB outputs



Red	Green	Blue	Colour
0	0	0	Black
0	O	1	Blue
0	1	0	Green
0	1	1	Cyan
1	O	О	Red
1	O	1	Magenta
1	1	0	Yellow
1	1	1	White



Displaying Text Through VGA


- Each different character is stored in memory as a pixel pattern (or font, a group of pixels)
- A group of character fonts that are needed are stored in ROM (or RAM) in the FPGA (can be initialised by *.mif file)
- Assuming that each character uses an 8x8 pixel array, which can be organised in 8 consecutive bytes, e.g. character A is as follows

<u>Addres</u>	S		Font Data
000001	000	:	00011000;
000001	001	:	00111100;
000001	010	:	01100110;
000001	011	:	01111110;
000001	100	:	01100110;
000001	101	:	01100110;
000001	110	:	01100110;
000001	111	:	00000000;

Scaling Characters

- In the previous example, each character is represented by 8 bytes
 - Character address: 64 characters require 6 bits to represent all addresses
 - Font row address: each font has 8 bytes, hence require 3 bits
- To make characters larger, each dot in the font maps to 2x2 pixel block (i.e. a single character now requires 16x16 pixels)

 Achieved by dividing the row and column counter by 2, i.e. truncating the least significant bit





Displaying text example

Which bit is displayed first on VGA screen?


```
ARCHITECTURE a OF Char_ROM IS
    SIGNAL
                rom_data: STD_LOGIC_VECTOR(7 DOWNTO 0);
    SIGNAL rom_address: STD_LOGIC_VECTOR(8 DOWNTO 0);
BEGIN
-- Small 8 by 8 Character Generator ROM for Video Display
-- Each character is 8 8-bits words of pixel data
 char_gen_rom: lpm_rom
      GENERIC MAP ( lpm_widthad => 9, lpm_numwords => 512,
        lpm outdata => "UNREGISTERED", lpm address control => "UNREGISTERED",
-- Reads in mif file for character generator font data
         lpm file => "tcgrom.mif", lpm width => 8)
      PORT MAP ( address => rom_address, q => rom_data);
rom_address <= character_address & font_row;
                                                           font col
-- Mux to pick off correct rom data bit from 8-bit word
-- for on screen character generation
rom_mux_output <= rom_data ( (CONV_INTEGER(NOT font_col(2 downto 0))));
END a;
                                                                            rom_mux_output
Which bit should be displayed first on VGA screen?
```

Text Display






Bit 7 is read first and displayed on the screen



Display the letter on the following screen assuming that font_row is connected to pixel_row [2..0] and font_col is connected to pixel_col [3..1].

font_row [2..0] = pixel_row[2..0]=v_count[2..0] - - v_count is 9-bit font_col [2..0] = pixel_col[3..1]=h_count[3..1] - - h_count is 10-bit



Character ROM address map


CHAR	ADDRESS	CHAR	ADDRESS	CHAR	ADDRESS	CHAR	ADDRESS
@	00	Р	20	Space	40	0	60
Α	01	Q	21	!	41	1	61
В	02	R	22	"	42	2	62
С	03	S	23	#	43	3	63
D	04	T	24	\$	44	4	64
Е	05	U	25	%	45	5	65
F	06	V	26	&	46	6	66
G	07	W	27		47	7	67
Н	10	X	30	(50	8	70
I	11	Y	31)	51	9	71
J	12	Z	32	*	52	Α	72
K	13]	33	+	53	В	73
L	14	Dn Arrow	34	,	54	С	74
M	15]	35	-	55	D	75
N	16	Up Arrow	36		56	Е	76
0	17	Lft Arrow	37	/	57	F	77

Which character is displayed by the address (0111000100101)₂

Class Activity


Following is a part of character rom showing a character stored in it starting from address 8. Consider a VGA display with pixels being scanned from left to right and rows from top to bottom. The scanning starts from top left corner with row=0 and col=0 and letter is written at the same location.

font_row [3..1] and font_col [2..0] are used.




Text Display Example

 Try the <u>vga_sync.vhd</u> and char_rom.vhd provided together with the memory initialisation file, <u>TCGROM.mif</u>, in the following configuration



Bouncing Ball Example

- Try the ball.vhd that displays a small square ball bounces up and down on the screen
- vga_sync is included to generate sync signal and pixel address info
- RGB_Display process generates a red ball on the white background with a Ball_on signal
- Ball_X_pos and Ball_Y_pos are the current address of the centre
 of the ball
- Move_Ball process moves the ball a few pixels and checks for bouncing effect of the wall



Bouncing Ball Example

