

# I/O Clock Planning

28th June 2022

- 이번 Lab을 통해 알 수 있는 것들
  - How to Create a constraint set and set a target constraint file
  - How to add timing constraints to a design using the Timing Constraints Wizard
  - How to add timing exceptions using the Timing Constraints Editor
  - The importance of **saving constraints** to disk versus in-memory constraints
  - How to generate the **clock interaction report** and properly interpret the resulting matrix
  - How to generate the **timing summary report** and properly interpret the results


- Defining Timing Constraints and Exceptions
- 이번 lab에서는 constraints를 생성하는 2가지 방법을 알아 볼 것임
- Step1 예제 프로젝트 열기
  - Start → All Programs → Xilinx Design Tools → Vivado 실행
  - Open Example Project 클릭
  - Next 클릭
  - Select Project Template에서, CPU(Synthesized) 클릭






- Step 1
  - Project Name page에서, 다음과 같이 설정
  - Project name: project\_cpu\_netlist (위치는 상관없음)
  - Next 클릭
  - Default Part page에서, default part:
  - xc7k70tfbg676-2 입력
  - Next 클릭
  - Finish 클릭 -> 프로젝트 생성






- Step2 Constraint sets와 files 생성하기
  - Flow Navigator에서, Add Source 클릭
  - Add Sources dialog box에서, Add or create constraints 선택
  - Next 클릭
  - Constraint set에서, Create Constraint Set 선택
  - Constraint set 이름: lab1 으로 설정
  - OK 클릭
  - Make active 체크
  - Create File 클릭



- Step2
  - File type(이름): timing
  - File location: Local to Project
  - OK 클릭 -> timing.xdc 파일이 lab1 constraint set에 추가됨
  - Finish 클릭 -> 새 constraint 파일 생성 완료, 다음 그림과 같이 XDC



Sources								
Q = A								
> Design Sources (1)								
∨ 🖨 Constraints (3)								
✓ □ lab1 (1) (active)								
timing.xdc								
> = constrs_2 (1)								
> 🖨 constrs_1 (1)								
> 🖨 Simulation-Only Sources (1)								
> 🗎 Utility Sources								
<b>Libraries</b> Compile Order								

- Step3 Timing Constraints 생성하기
  - Flow Navigator에서, **Open Synthesized Design** 클릭
  - Constrains Wizard 클릭
  - -> wizard가 생성하는 constraints 종류
  - : Clocks, Input and Output Ports, and Clock Domain Crossings





#### **Identify and Recommend Missing Timing Constraints**

The Timing Constraints Wizard guides you through creating timing constraints per Xilinx design methodology. It analyzes your design for missing timing constraints and makes recommendations. You need to review and understand all of the recommendations to ensure they are appropriate for your design.

#### Clocks:

- Primary Clocks
- Generated Clocks
- Forwarded Clocks
- External Feedback Delays

#### Input and Output Ports:

- Input Delays
- Output Delays
- Combinational Delays

#### Clock Domain Crossings:

- Physically Exclusive Clock Groups
- o Logically Exclusive Clock Groups with No Interaction
- Logically Exclusive Clock Groups with Interaction
- Asynchronous Clock Domain Crossings

Clicking 'Next' on a page applies the constraints to the design in memory, so that missing constraints on subsequent pages can be identified. Each page may require considerable runtime to discover missing constraints.

The Clock Networks report is available on every page to help you review the constraints. Schematics and timing path reports are available on the Asynchronous Clock Domain Crossings page.

To leave the Wizard and automatically save the new constraints to the target XDC file, click Finish. To discard the new constraints click Cancel.







<u>N</u>ext >

Skip to Finish >>


Cancel

- Step3
  - Next 클릭
  - 그림과 같이 값을 입력 -> Next 클릭 -> Next 클릭 -> Next 클릭
  - (timing constraints primary, in/output clock 설명하면서 설명 필요)





• (Clock순으로 정렬), Input Constraint 값들을 다음과 같이 설정



**Table 2: Input Constrain Values** 

Interface	Clock	Synchronous	Alignment	Data Rate and Edge	tco_min (ns)	tco_max (ns)	trce_dly_min (ns)	trce_dly_max (ns)		
GTPRESET_IN	mgtEngine/	System	Edge	Single Rise	Uncheck constraint – will false path later					
GTPRESET_IN	mgtEngine/	System	Edge	Single Rise	Uncheck constraint – will false path later					
GTPRESET_IN	mgtEngine/	System	Edge	Single Rise	Uncheck constraint – will false path later					
GTPRESET_IN	mgtEngine/	System	Edge	Single Rise		Uncheck cons	straint – will false pa	th later		
DataIn_pad_0_i[ *]	sysClk	System	Edge	Single Rise	1	2	1	1		
DataIn_pad_1_i[ *]	sysClk	System	Edge	Single Rise	1	2	1	1		
LineState_pad_ 0_i[*]	sysClk	System	Edge	Single Rise	1	2	1	1		
LineState_pad_ 1_i[*]	sysClk	System	Edge	Single Rise	1	2	1	1		
VStatus_pad_0_ i[*]	sysClk	System	Edge	Single Rise	1	2	1	1		
VStatus_pad_1_ i[*]	sysClk	System	Edge	Single Rise	1	2	1	1		
RxActive_pad_0 _i	sysClk	System	Edge	Single Rise	1	2	1	1		
RxActive_pad_1 _i	sysClk	System	Edge	Single Rise	1	2	1	1		
Rx_Error_pad_0 _i	sysClk	System	Edge	Single Rise	1	2	1	1		
Rx_Error_pad_1 _i	sysClk	System	Edge	Single Rise	1	2	1	1		

- Input Constraint 값들을 다음과 같이 설정
- Next 클릭

Table 2: Input Constrain Values (cont'd)

Interface	Clock	Synchronous	Alignment	Data Rate and Edge	tco_min (ns)	tco_max (ns)	trce_dly_min (ns)	trce_dly_max (ns)
Rx_Valid_pad_0_ i	sysClk	System	Edge	Single Rise	1	2	1	1
Rx_Valid_pad_1_ i	sysClk	System	Edge	Single Rise	1	2	1	1
TxReady_pad_0 _i	sysClk	System	Edge	Single Rise	1	2	1	1
TxReady_pad_1 _i	sysClk	System	Edge	Single Rise	1	2	1	1
usb_vbus_paf_0 _i	sysClk	System	Edge	Single Rise	1	2	1	1
usb_vbus_paf_1 _i	sysClk	System	Edge	Single Rise	1	2	1	1
or1200_clmode	VIRTUAL_cpuCl k_5	System	Edge	Single Rise	0.1	2.5	0.1	0.2
or1200_pic_ints	VIRTUAL_cpuCl k_5	System	Edge	Single Rise	0.1	2.5	0.1	0.2
reset	VIRTUAL_cpuCL K_5	System	Edge	Single Rise	0.1	2.5	0.1	0.2

- Output constraint 값을 다음과 같이 설정
- (Clock을 클릭해서 정렬)

**Table 3: Output Constraint Values** 


Interface	Clock	Synchronous	Alignment	Data Rate and Edge	tsu (ns)	thd (ns)	trce_dly_max (ns)	trce_dly_min (ns)
OpMode_pad_0_ o[*]	sysClk	System	Setup/Hold	Single Rise	1.0	0.1	0.1	0.1
OpMode_pad_1_ o[*]	sysClk	System	Setup/Hold	Single Rise	1.0	0.1	0.1	0.1
VControl_pad_0_ o[*]	sysClk	System	Setup/Hold	Single Rise	1.0	0.1	0.1	0.1
VControl_pad_0_ o[*]	sysClk	System	Setup/Hold	Single Rise	1.0	0.1	0.1	0.1

Table 3: Output Constraint Values (cont'd)


Interface	Clock	Synchronous	Alignment	Data Rate and Edge	tsu (ns)	thd (ns)	trce_dly_max (ns)	trce_dly_min (ns)
SuspendM_pad_0 _o	sysClk	System	Setup/Hold	Single Rise	1.0	0.1	0.1	0.1
SuspendM_pad_1 _o	sysClk	System	Setup/Hold	Single Rise	1.0	0.1	0.1	0.1
TermSel_pad_0_o	sysClk	System	Setup/Hold	Single Rise	1.0	0.1	0.1	0.1
TermSel_pad_1_o	sysClk	System	Setup/Hold	Single Rise	1.0	0.1	0.1	0.1
TxValid_pad_0_o	sysClk	System	Setup/Hold	Single Rise	1.0	0.1	0.1	0.1
TxValid_pad_1_o	sysClk	System	Setup/Hold	Single Rise	1.0	0.1	0.1	0.1
VControl_Load_p ad_0_o	sysClk	System	Setup/Hold	Single Rise	1.0	0.1	0.1	0.1
VControl_Load_p ad_1_o	sysClk	System	Setup/Hold	Single Rise	1.0	0.1	0.1	0.1
XcvSelect_pad_0_ o	sysClk	System	Setup/Hold	Single Rise	1.0	0.1	0.1	0.1
XcvSelect_pad_1_ o	sysClk	System	Setup/Hold	Single Rise	1.0	0.1	0.1	0.1
phy_rst_pad_0_o	sysClk	System	Setup/Hold	Single Rise	1.0	0.1	0.1	0.1
phy_rst_pad_1_o	sysClk	System	Setup/Hold	Single Rise	1.0	0.1	0.1	0.1
DataOut_pad_0_ o[*]	VIRTUAL_wbClk_4	System	Setup/Hold	Single Rise	2.1	0.6	0.1	0.0
DataOut_pad_1_ o[*]	VIRTUAL_wbClk_4	System	Setup/Hold	Single Rise	2.1	0.6	0.1	0.0
or1200_pm_out[* ]	VIRTUAL_wbClk_4	System	Setup/Hold	Single Rise	2.1	0.6	0.1	0.0

1/22


- Next 클릭
- Wizard finish -> Wizard 종료




- Step4 **Constraints Editor** 사용하기
  - Synthesized Design에서, Edit Timing Constraints 클릭
    - Constraints tree view: 카테고리 별로 timing constraints 그룹을 볼 수 있음
    - Constraints Spreadsheet: 선택된 그룹의 timing constraints. Constraints Wizard에서 수정했던 것처럼 주기 등을 수정할 수 있음
    - All Constraints: design의 모든 Constraints를 다 표시




- Step4 False path exception 생성
  - Constraints tree view에서, Exception 카테고리 스크롤
  - Set False Path 더블 클릭
  - Start Points 탭에서, Choose Start Points button 클릭
    - Type 이름: I/O Port
    - Option: GTPRESET\_IN
    - Find 클릭
    - Results에서 해당 포트를 선택
    - Set 클릭 -> set false path의 시작포트를 정할 수 있음
  - OK 클릭 -> Timing Constraint Editor 닫음
  - -> false path exception 생성




- Step4 MultiCycle Path 추가하기
  - 다시 Exceptions에서, **Set Multicycle Path** 더블 클릭
  - Path multiplier: 2로 설정
  - Through entry box에서,
  - [get\_pins cpuEngine/or1200\_cpu/or1200\_alu/\*] 입력
  - OK 클릭
  - -> multicycle path가 생성된 것을 알 수 있음






- Step4
  - 다시 Set multicycle path를 더블클릭
  - Pass multiplier를 **1**로 설정
  - Option 탭 클릭
  - Setup/Hold 탭에서, Use path multiplier 체크'
  - OK 클릭


16/22




- Step5 Constraints 저장
  - 앞에서 설정한 setting들은 아직 저장되지 않은 상태임
  - 따라서 설정한 exceptions을 timing.xdc 파일에 저장해야 함
  - Sources 탭 Constraints timing.xdc 더블 클릭
  - Constraints 목록에서 스크롤
  - -> set\_false\_path, set\_multicycle\_path constraints 저장 아직 아됨
  - File Constraints Save As
  - Constraints 저장
  - 2개의 constraints가 저장됨을 확인








- Step6 Clock Interaction Report
  - Synthesized Design -> Report Clock Interaction
  - 보든 설정 Default -> OK 클릭




- Step7 Timing Summary Report
  - Reports -> Timing -> Report Timing Summary
  - 모든 설정 Default -> OK 클릭
  - 그림과 같이 Timing Summary 생성
  - Worst Negative Slack 클릭
  - -> 해당 design에서 worst timing path를 확인할 수 있음




- Step7
  - F4를 누르면 그 path를 Schematic으로 관찰가능

Timing Summary - timing\_1



- Step7
  - timing summary tree에서, Clock Summary 선택
  - 해당 design의 모든 clock들 확인 가능
  - Clock들의 frequency, 주기, waveform(최소, 최대값) 확인 가능
  - sysClk에 속해있는 clock들은 sysClk에 관계가 있음
    - 예를 들어, cpuClk\_5는 sysClk로부터 생성되었고 주기는 sysClk의 2배 라는 것을 알 수 있음
  - Timing 탭의 나머지 부분들은 종류 별로 묶인 path 그룹 들임



## Lab2...