FPGA HLS Design Flow Lab


With Vivado

24th April 2023

Judong Park


This LAB...

- 기본적인 비바도 HLS(High-level synthesis) tool flow
- 학습 목표:
 - Create a new project using Vivado HLS GUI
 - Simulate a design
 - Synthesize a design
 - Implement a design
 - Perform design analysis using the Analysis capability of Vivado HLS
 - Analyze simulator output using Vivado and XSim simulator




2


- HLS 프로젝트 생성
- Create New Project 클릭
- Project name: matrixmul.prj
- Location: 원하는 위치
- Next




- In Add/Remove Files window,
- Top Function: matrixmul
- Add Files: matrixmul.cpp
- Next




- In Add/Remove Files window,
- Add Files: matrixmul_test.cpp
- Edit CFLAGS: -DHW_COSIM
- Next



- In Solution Configuration,
- Solution Name: solution1
- Period: 8 (Zybo), 10 (ZedBoard)
- Uncertainty: 1 (Zybo), 1.25 (ZedBoard)
- Finish



- In Device Selection Dialog,
- Zedboard: xc7z020clg484-1
- Zybo: xc7z010clg400-1



• Explorer – Source – matrixmul.cpp 확인

```
🋅 Explorer 💢 🗋
matrixmul.prj
                               63 //Reference:
  > 🛍 Includes
                                  //Revision History:

▼ 


Source

      matrixmul.cpp
                                  #include "matrixmul.h"
  > Im Test Bench
  > 1/2 solution1
                               69 void matrixmul(
                                        mat_a_t a[MAT_A_ROWS][MAT_A_COLS],
                               70
                                        mat b t b[MAT B ROWS][MAT B COLS],
                               71
                               72
                                        result_t res[MAT_A_ROWS][MAT_B_COLS])
                               73
                               74
                                    // Iterate over the rows of the A matrix
                               75
                                    Row: for(int i = 0; i < MAT_A_ROWS; i++) {</pre>
                                      // Iterate over the columns of the B matrix
                               76
                                      Col: for(int j = 0; j < MAT_B_COLS; j++) {</pre>
                               77
                                        // Do the inner product of a row of A and col of B
                               78
                                        res[i][j] = 0;
                               79
                                        Product: for(int k = 0; k < MAT_B_ROWS; k++) {</pre>
                                          res[i][j] += a[i][k] * b[k][j];
                               81
                               82
                               83
                               84
                               85
                               87
                               88
```

Run C Simulation

• Project – Run C Simulation 클릭 🗾

• OK 클릭




Run C Simulation

• Console window – 결과 확인


```
🤎 Errors 🙆 Warnings 😽 Progress 🛃 Debugger Console
Vivado HLS Console
Starting C simulation ...
C:/Xilinx/Vivado/2018.2/bin/vivado_hls.bat C:/FPGA_hls/FPGA_hls_230406/matrixmul.prj/solution1/csim.tcl
INFO: [HLS 200-10] Running 'C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/vivado hls.exe'
INFO: [HLS 200-10] For user 'Judong' on host 'desktop-g5m57lb' (Windows NT amd64 version 6.2) on Thu Apr 06 01:36:10 +0900 2023
INFO: [HLS 200-10] In directory 'C:/FPGA_hls/FPGA_hls_230406'
INFO: [HLS 200-10] Opening project 'C:/FPGA hls/FPGA hls 230406/matrixmul.prj'.
INFO: [HLS 200-10] Opening solution 'C:/FPGA_hls/FPGA_hls_230406/matrixmul.prj/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
make. 'csim eve' is up to date.
{870,906,942}
{1086,1131,1176}
{1302,1356,1410}
Test passed.
INFO: [SIM 211-1] CSim done with 0 errors.
Finished C simulation.
```

10

- Project Run C Simulation 클릭 🗾
- Launch Debugger 체크
- OK 클릭



• C 코드 디버깅을 위한 창



• Matrixmul_test.cpp – 105, 101번째 blue line 더블 클릭

→ Breakpoint 생성

```
98
     #ifdef HW_COSIM
        // Run the AutoESL matrix multiply block
 100
        matrixmul(in_mat_a, in_mat_b, hw_result);
 101
     #endif
 102
 103
         // Print result matrix
~104
         cout << "{" << endl;</pre>
 105
        //cout << setw(6);
 106
         for (int i = 0; i < MAT A ROWS; i++) {</pre>
 107
           cout << "{";
 108
```

```
98
      #ifdef HW COSIM
  99
 100
         // Run the AutoESL matrix multiply block
         matrixmul(in_mat_a, in_mat_b, hw_result);
3101
      #endif
 102
 103
         // Print result matrix
2104
         cout << "{" << endl;
 105
         //cout << setw(6);
 106
 107
         for (int i = 0; i < MAT_A_ROWS; i++) {</pre>
            cout << "{";
 108
                                                13
```

• Step Over (F6) 📀 여러 번 클릭




→SW 연산 결과 확인 가능

	result_t [3][3]	0x66fda0
	result_t [3]	0x66fda0
(x) = sw_result[0][0]	result_t	870
(x)= sw_result[0][1]	result_t	906
(x)= sw_result[0][2]	result_t	942
	result_t [3]	0x66fda6
(x)= sw_result[1][0]	result_t	1086
(x)= sw_result[1][1]	result_t	1131
(x)= sw_result[1][2]	result_t	1176
	result_t [3]	0x66fdac
(x)= sw_result[2][0]	result_t	1302
(x)= sw_result[2][1]	result_t	1356
(x)= sw_result[2][2]	result_t	1410
(x)= err_cnt	int	0

- Step Into (F5) 🔑 클릭 → matrixmul.cpp 디버깅 시작

```
📵 matrixmul.cpp 🖂
matrixmul test.cpp
 66
    #include "matrixmul.h"
 68
69⊖ void matrixmul
          mat_a_t a[MAT_A_ROWS][MAT_A_COLS],
          mat b t b[MAT B ROWS][MAT B COLS],
           result t res[MAT A ROWS][MAT B COLS])
       // Iterate over the rows of the A matrix
      Row: for(int i = 0; i < MAT_A_ROWS; i++) {</pre>
        // Iterate over the columns of the B matrix
        Col: for(int j = 0; j < MAT B COLS; j++) {
          // Do the inner product of a row of A and col of B
          res[i][j] = 0;
79
```

- Step Return (F7) ♣ 클릭 → 다시 test로 돌아옴
- 연산 결과가 동일함을 확인



- Matrixmul_test. 🗫 134번째 blue line 더블 클릭
- → Breakpoint 생성
- Resume 클릭 🕰
- 다시 Resume 클릭
- → 디버깅 종료

Synthesize the Design

- Synthesis 버튼 🔼 Synthesis
- Solution Run C Synthesis Active Solution 🕨 클릭

→ 합성 및 결과 확인 가능

Performance	Estimates				
☐ Timing (n	s)				
□ Summa	□ Summary				
	Target E 10.00		d Uncertainty 5 1.25		
☐ Latency (c	lock cycles	s)			
□ Summa	ary				
	y Inte nax min 79 79	max	7 1		
□ Detail					
+ Inst	ance				
+ Loo	р				


Utilization Estimates							
Summary							
Name	BRAM_18K	DSP48E	FF	LUT			
DSP	-	1	-	-			
Expression	-	-	0	115			
FIFO	-	-	-	-			
Instance	-	-	-	-			
Memory	-	-	-	-			
Multiplexer	-	-	-	69			
Register	-	-	44	-			
Total	0	1	44	184			
Available	280	220	106400	53200			
Utilization (%)	0	~0	~0	4-80			

- Solution Open Analysis Perspective or 육 Analysis 클릭
- Matrixml 오른쪽 클릭 open performance/resource viewer 클릭
- Row, col, product + 클릭


Current Module : matrixmul							
	Operation\Control Step	C0	C1	C2	C3	C4	
1	∃Row						
2	i(phi_mux)						
3	exitcond2(icmp)						
4	i_1(+)						
5	tmp_s(-)						
6	⊟Col						
7	j(phi_mux)						
8	exitcond1(icmp)						
9	j_1(+)						
10	tmp_2(+)						
11	∃Product						
12	res_load(phi_mux)						
13	k(phi_mux)						
14	node_40(write)						
15	exitcond(icmp)						
16	k_1 (+)						
17	tmp_4(+)						
18	tmp_11(-)						
19	tmp_12(+)						
20	a_load(read)						
21	b_load(read)						
22	tmp_7(*)						
23	tmp_8 (+)						
24	node_71(ret)						

- C1 adder 보라색 칸 오른쪽 버튼 클릭 goto source
- →해당 코드 확인 가능

- Resource Profile 클릭
- → Design 합성에 사용되는 resource 확인 가능




- Performance Matrix Resource 클릭
- → 어떤 단계에서
- → 어떤 리소스가
- → 어떤 연산을 하는지 확인 가능
- Synthesis view 클릭



Run C/RTL Co-simulation

- Solution Run C/RTL Cosimulation 클릭
- RTL Selection: Verilog 선택
- OK 클릭



Run C/RTL Co-simulation

- Simulation verification 결과
 - Latency, interval 확인 가능

Cosimulation Report for 'matrixmul'

Result Latency Interval RTL Status min avg max min avg max VHDL NA NA NA NA NA NA NA Pass 79 79 Verilog 79 NA NA NA

Export the report(.html) using the Export Wizard

Viewing Simulation Results in Vivado

• Solution > Run C/RTL Co-simulation or 🗹 클릭




Verilog/VHDL Simulator Section: Auto

RTL selection: Verilog


Dump trace: All

• Ok 클릭




Viewing Simulation Results in Vivado

- wave viewer 클릭 🔀 → 시뮬레이션 결과 확인 가능
- a/b/res_address0: radix unsigned decimal
- A/b/res_q0: redix signed decimal




Export RTL and Implement

- Solution > Export RTL 🖷 클릭
- Evaluate Generated RTL: Verilog
- Vivado synthesis, place and route 체크
- Ok 클릭



Export RTL and Implement

- Solution1 Impl IP IP.zip 파일 확인 가능
- · Verilog 폴더 확장
 - .xdc
 - .xpr
- Project.runs 폴더 확장
 - 합성, P&R 단계 파일
- Report 폴더
 - RTL timing/utilization



감사합니다!

• Q&A

29