

Improving Performance Lab


With Vivado

1st May 2023

Juwon Seo


This LAB...

- HLS(High-level synthesis)를 활용해 design 성능 향상을 위한 flow
- Design: RGB 이미지 변환 및 필터 적용
- 학습 목표:
 - Add directives in your design
 - Understand the effect of INLINE directive
 - Improve performance using PIPELINE directive
 - Distinguish between DATAFLOW directive and Configuration Command functionality



Create a Vivado HLS Project from Command Line

- HLS Prompt 생성
- Start - All Programs - Xilinx Design Tools - Vivado 2017.4 - Vivado HLS - Vivado HLS 2017.4 Command Prompt

A screenshot of a Windows Command Prompt window titled "Vivado HLS 2018.2 Command Prompt". The window has a black background with white text. The text inside the window reads: "=====
== Vivado HLS Command Prompt
== Available commands:
== vivado_hls,apcc,gcc,g++,make
=====
Microsoft Windows [Version 10.0.19045.2846]
(c) Microsoft Corporation. All rights reserved.
C:\Xilinx\Vivado\2018.2>". The window has standard Windows window controls (minimize, maximize, close) in the top right corner.

```
=====  
== Vivado HLS Command Prompt  
== Available commands:  
== vivado_hls,apcc,gcc,g++,make  
=====  
Microsoft Windows [Version 10.0.19045.2846]  
(c) Microsoft Corporation. All rights reserved.  
C:\Xilinx\Vivado\2018.2>
```

Create a Vivado HLS Project from Command Line

- Cd 소스파일 위치
- Ex) `cd C:\Users\Judong\Downloads\labsource\labs\lab2`



```
Vivado HLS 2018.2 Command Prompt
Microsoft Windows [Version 10.0.19045.2846]
(c) Microsoft Corporation. All rights reserved.

C:\Xilinx\Vivado\2018.2>cd C:\Users\Judong\Downloads\labsource\labs\lab2
```

Create a Vivado HLS Project from Command Line

- Zybo 보드를 기반으로 한 hls 프로젝트 생성
- vivado_hls -f zybo_yuv_filter.tcl 입력

```
Vivado HLS 2018.2 Command Prompt
gcc -lm yuv_filter.o yuv_filter_test.o image_aux.o -o yuv_filter
process_begin: CreateProcess(NULL, gcc -lm yuv_filter.o yuv_filter_test.o image_aux.o -o yuv_filter, ...) failed.
make (e=2): 지정된 파일을 찾을 수 없습니다.
make: *** [yuv_filter] 오류 2


C:\Users\Judong\Downloads\labsource\labs\lab2>vivado_hls -f zybo_yuv_filter.tcl

***** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.2 (64-bit)
***** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
***** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
***** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Xilinx/Vivado/2018.2/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running 'C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/vivado_hls.exe'
INFO: [HLS 200-10] For user 'Judong' on host 'desktop-g5m571b' (Windows NT_amd64 version 6.2) on Tue Apr 25 16:12:37 +09
00 2023
INFO: [HLS 200-10] In directory 'C:/Users/Judong/Downloads/labsource/labs/lab2'
INFO: [HLS 200-10] Creating and opening project 'C:/Users/Judong/Downloads/labsource/labs/lab2/yuv_filter.prj'.
INFO: [HLS 200-10] Adding design file 'yuv_filter.c' to the project
INFO: [HLS 200-10] Adding test bench file 'image_aux.c' to the project
INFO: [HLS 200-10] Adding test bench file 'yuv_filter_test.c' to the project
INFO: [HLS 200-10] Adding test bench file 'test_data' to the project
INFO: [HLS 200-10] Creating and opening solution 'C:/Users/Judong/Downloads/labsource/labs/lab2/yuv_filter.prj/solution1'
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-10] Analyzing design file 'yuv_filter.c' ...
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 101.465 ; gain
= 44.902
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 101.46
5 ; gain = 44.902
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 103
.168 ; gain = 46.605
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak
= 103.680 ; gain = 47.117
INFO: [XFORM 203-602] Inlining function 'yuv_scale' into 'yuv_filter' (yuv_filter.c:24) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (yuv_filter.c:88:33) to (yuv_filter.c:88:27) in functi
on 'yuv_filter' converting 7 basic blocks
```

Create a Vivado HLS Project from Command Line

- Log파일 확인 → 코드 생성 과정 확인
- <현재 위치>\vivado_hls.log 더블 클릭




```
***** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.2 (64-bit)
**** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
**** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Xilinx/Vivado/2018.2/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running 'C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/vivado_hls.exe'
INFO: [HLS 200-10] For user 'Judong' on host 'desktop-g5m57lb' (Windows NT_amd64 version 6.2) on Tue Apr 25 1
INFO: [HLS 200-10] In directory 'C:/Users/Judong/Downloads/labsource/labs/lab2'
INFO: [HLS 200-10] Creating and opening project 'C:/Users/Judong/Downloads/labsource/labs/lab2/yuv_filter.prj'.
INFO: [HLS 200-10] Adding design file 'yuv_filter.c' to the project
INFO: [HLS 200-10] Adding test bench file 'image_aux.c' to the project
INFO: [HLS 200-10] Adding test bench file 'yuv_filter_test.c' to the project
INFO: [HLS 200-10] Adding test bench file 'test_data' to the project
```

Create a Vivado HLS Project from Command Line

- HLS gui 생성하기
- vivado_hls -p yuv_filter.prj 입력



```
Vivado HLS 2018.2 Command Prompt
C:\Users\Judong\Downloads\source\abs\lab2>vivado_hls -p yuv_filter.prj
```

Analyze the Created Project and Results

- Source file 확인
- 함수: rgb2yuv, yuv_scale, yuv2rgb

```
RGB2YUV_LOOP_X:
    for (x=0; x<width; x++) {
        #pragma HLS loop_tripcount min=200 max=1920
RGB2YUV_LOOP_Y:
        for (y=0; y<height; y++) {
            #pragma HLS loop_tripcount min=200 max=1280
            R = in->channels.ch1[x][y];
            G = in->channels.ch2[x][y];
            B = in->channels.ch3[x][y];
            Y = ((Wrgb[0][0] * R + Wrgb[0][1] * G + Wrgb[0][2] * B + 128) >> 8) + 16;
            U = ((Wrgb[1][0] * R + Wrgb[1][1] * G + Wrgb[1][2] * B + 128) >> 8) + 128;
            V = ((Wrgb[2][0] * R + Wrgb[2][1] * G + Wrgb[2][2] * B + 128) >> 8) + 128;
            out->channels.ch1[x][y] = Y;
            out->channels.ch2[x][y] = U;
            out->channels.ch3[x][y] = V;
        }
    }
}
```


Analyze the Created Project and Results

- syn – report - yuv_filter_csynh.rpt 더블 클릭
- 합성된 결과 확인 가능

Performance Estimates

[-] Timing (ns)

[-] Summary

Clock	Target	Estimated	Uncertainty
ap_clk	8.00	8.587	1.00

[-] Latency (clock cycles)

[-] Summary

Latency		Interval		Type
min	max	min	max	
1001205	61451525	1001205	61451525	none

[-] Detail

[+] Instance

[+] Loop

Apply TRIPCOUNT Pragma

- **TRIPCOUNT**: 직접 변수가 반복되는 횟수를 지정
- **50, 53, 90, 93, 130, 133**번째 라인 #pragma 코드를 주석처리
- File - Save

```
48 RGB2YUV_LOOP_X:
49     for (x=0; x<width; x++) {
50 //     #pragma HLS loop_tripcount min=200 max=1920
51 RGB2YUV_LOOP_Y:
52     for (y=0; y<height; y++) {
53 //     #pragma HLS loop_tripcount min=200 max=1280
54         R = in->channels.ch1[x][y];
55         G = in->channels.ch2[x][y];
56         B = in->channels.ch3[x][y];
57         Y = ((Wrgb[0][0] * R + Wrgb[0][1] * G + Wrgb[0][2] * B + 128) >> 8) + 16;
58         U = ((Wrgb[1][0] * R + Wrgb[1][1] * G + Wrgb[1][2] * B + 128) >> 8) + 128;
59         V = ((Wrgb[2][0] * R + Wrgb[2][1] * G + Wrgb[2][2] * B + 128) >> 8) + 128;
60         out->channels.ch1[x][y] = Y;
```

Apply TRIPCOUNT Pragma

- Solution - Run C Synthesis - Active Solution
- 재합성 및 결과 확인

[-] Latency (clock cycles)

[-] Summary

Latency		Interval		Type
min	max	min	max	
?	?	?	?	none

[-] Detail

[-] Instance


Instance	Module	Latency		Interval		Type
		min	max	min	max	
grp_rgb2yuv_fu_236	rgb2yuv	?	?	?	?	none
grp_yuv2rgb_fu_256	yuv2rgb	?	?	?	?	none

[-] Loop

Loop Name	Latency		Iteration Latency	Initiation Interval		Trip Count	Pipelined
	min	max		achieved	target		
- YUV_SCALE_LOOP_X	?	?	?	-	-	?	no
+ YUV_SCALE_LOOP_Y	?	?	7	-	-	?	no

Apply TRIPCOUNT Pragma

- Explorer view – Syn - Report ➔ 각 모듈 report 확인
- Console – yuv_scale 함수가 yuv_filter에 포함되어 합성됨을 확인



```
Vivado HLS Console
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 105.020 ; gain = 48.734
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 105.020 ; gain = 48.734
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 105.020 ; gain = 48.734
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 105.020 ; gain = 48.734
INFO: [XFORM 203-602] Inlining function 'yuv_scale' into 'yuv_filter' (yuv_filter.c:24) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (yuv_filter.c:88:33) to (yuv_filter.c:88:27) in function 'yuv2rgb'... converting 7 bas
INFO: [XFORM 203-11] Balancing expressions in function 'rgb2yuv' (yuv_filter.c:30)...11 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 126.195 ; gain = 69.910
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 136.879 ; gain = 80.594
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'yuv_filter' ...
INFO: [HLS 200-10] -----
INFO: [HLS 200-42] -- Implementing module 'rgb2yuv'
INFO: [HLS 200-10] -----
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
```

Apply TRIPCOUNT Pragma

- Explorer view – Syn – Report - Yuv_filter_csynth.rpt – Latency – Detail - Loop
➔ 하위 레벨 모듈 loop latency 확인
- YUV_SCALE_LOOP_Y loop latency – Trip Count 간 의미?

[-] Detail


[+] Instance

[-] Loop

Loop Name	Latency		Iteration Latency	Initiation Interval		Trip Count	Pipelined
	min	max		achieved	target		
- YUV_SCALE_LOOP_X	280400	17207040	1402 ~ 8962	-	-	200 ~ 1920	no
+ YUV_SCALE_LOOP_Y	1400	8960	7	-	-	200 ~ 1280	no


Apply TRIPCOUNT Pragma

- analysis perspective view 클릭  Analysis
- Module Hierarchy - Yuv_filter 오른쪽 버튼 클릭 – Performance view 열기
- YUV_SCALE_LOOP_X, YUV_SCALE_LOOP_Y 확장



Turn OFF INLINE and Apply PIPELINE Directive

- Project - New Solution
- Project name: solution2
- Clock period: 8
- Copy directives and constraints from solution: solution1



The screenshot shows the 'Solution Wizard' dialog box in Vivado. The title bar reads 'Solution Wizard'. Below the title bar, the section 'Solution Configuration' is visible, with the subtitle 'Create Vivado HLS solution for selected technology'. The 'Solution Name' field is set to 'solution2'. Under the 'Clock' section, the 'Period' is set to '8' and 'Uncertainty' is empty. The 'Part Selection' section shows the 'Part' as 'xc7z010clg400-1'. In the 'Options' section, the checkbox 'Copy directives and constraints from solution:' is checked, and the dropdown menu is set to 'solution1'. At the bottom right, there are 'Finish' and 'Cancel' buttons.

Solution Wizard

Solution Configuration
Create Vivado HLS solution for selected technology

Solution Name: solution2

Clock
Period: 8 Uncertainty:


Part Selection
Part: xc7z010clg400-1

Options
☒ Copy directives and constraints from solution: solution1

Finish Cancel


Turn OFF INLINE and Apply PIPELINE Directive

- Explorer – source – yuv_filter.c 열기
- Directive 클릭
- Yuv_scale 함수가 Directive 창에 있음을 확인




Turn OFF INLINE and Apply PIPELINE Directive

- Yuv_scale 함수 오른쪽 클릭 – insert directive
- Directive: **INLINE**
- Destination: Directive File
- Options – off 체크




Turn OFF INLINE and Apply PIPELINE Directive

- YUV_SCALE_LOOP_Y 함수 오른쪽 클릭 – insert directive
- Directive: PIPELINE
- Destination: Directive File
- II : 1
- YUV2RGB_LOOP_Y, RGB2YUV_LOOP_Y
동일하게 PIPELINE 설정




Turn OFF INLINE and Apply PIPELINE Directive

- PIPELINE 설정한 함수에 다음과 같은 표시 생성
- HLS PIPELINE II = 1



Turn OFF INLINE and Apply PIPELINE Directive

- Synthesis 클릭
- Project - Compare Reports
- Solution1, solution2 선택
- Add>> 클릭



Turn OFF INLINE and Apply PIPELINE Directive

- Performance Estimates - Latency
- Solution1 (max): 61451525
- Solution2 (max): 7372835
- Utilization Estimates
- Solution1
 - DSP: 6, FF: 785, LUT: 1443
- Solution2
 - DSP: 9, FF: 1512, LUT: 1996

Performance Estimates

Timing (ns)

Clock		solution2	solution1
ap_clk	Target	8.00	8.00
	Estimated	9.634	8.587

Latency (clock cycles)


		solution2	solution1
Latency	min	120035	1001205
	max	7372835	61451525
Interval	min	120035	1001205
	max	7372835	61451525

Utilization Estimates

	solution2	solution1
BRAM_18K	12288	12288
DSP48E	9	6
FF	1512	785
LUT	1996	1443

Apply DATAFLOW Directive and Configuration Command


- Project - New Solution
- Project name: solution3
- Clock period: 8
- Copy directives and constraints from solution: solution2



The screenshot shows the 'Solution Wizard' dialog box in Vivado. The title bar reads 'Solution Wizard'. Below the title bar, the section 'Solution Configuration' is visible, with the subtitle 'Create Vivado HLS solution for selected technology'. The dialog contains several input fields: 'Solution Name' is set to 'solution3'; 'Clock Period' is set to '8'; 'Uncertainty' is an empty field; 'Part Selection' shows 'Part: xc7z010c1g400-1'; and 'Options' has a checked box for 'Copy directives and constraints from solution:' with a dropdown menu showing 'solution2'. At the bottom right, there are 'Finish' and 'Cancel' buttons.


Apply DATAFLOW Directive and Configuration Command

- Project - Close Inactive Solution Tabs
- Solution1, solution2 window 닫힘



Apply DATAFLOW Directive and Configuration Command

- Yuv_filter.c 코드 open
- Yuv_filter 오른쪽 클릭 – insert directive
- Directive: DATAFLOW
- Destination: Directive File
- OK 클릭
- Synthesis 클릭



Apply DATAFLOW Directive and Configuration Command

- Performance Estimates – Latency
- Type: dataflow

Performance Estimates

[-] Timing (ns)

[-] Summary

Clock	Target	Estimated	Uncertainty
ap_clk	8.00	9.634	1.00

[-] Latency (clock cycles)

[-] Summary


Latency		Interval		Type
min	max	min	max	
120031	7372831	40011	2457611	dataflow

[-] Summary

Name	BRAM_18K	DSP48E	FF	LUT
DSP	-	-	-	-
Expression	-	-	0	50
FIFO	0	-	35	172
Instance	0	11	1345	1725
Memory	12288	-	96	0
Multiplexer	-	-	-	90
Register	-	-	10	-
Total	12288	11	1486	2037
Available	120	80	35200	17600
Utilization (%)	10240	13	4	11

Apply Dataflow configuration command, generate the solution, and observe the improved resources utilization

- Solution - Solution Settings
- General – Add
- Command: Config_dataflow
- Default_channel: fifo
- Fifo_depth: 2
- OK 클릭
- Synthesis 클릭



Apply Dataflow configuration command, generate the solution, and observe the improved resources utilization

- Resource estimates: BRAM, FF, LUT
- Design이 사용안하는 resource 제외

Summary

Name	BRAM_18K	DSP48E	FF	LUT
DSP	-	-	-	-
Expression	-	-	0	50
FIFO	0	-	35	172
Instance	0	11	1345	1725
Memory	12288	-	96	0
Multiplexer	-	-	-	90
Register	-	-	10	-
Total	12288	11	1486	2037
Available	120	80	35200	17600
Utilization (%)	10240	13	4	11



Summary

Name	BRAM_18K	DSP48E	FF	LUT
DSP	-	-	-	-
Expression	-	-	0	2
FIFO	0	-	65	292
Instance	0	11	1062	1667
Memory	-	-	-	-
Multiplexer	-	-	-	-
Register	-	-	-	-
Total	0	11	1127	1961
Available	120	80	35200	17600
Utilization (%)	0	13	3	11

감사합니다!

- Q&A