




# Lab05 Pipeline

**Junkyeong Choi**

*adwwsd@postech.ac.kr*



# Lab Dependency



- From now on, **you have to complete your assignment to start the next one.**
- Your implementation should be **functionally correct.**
- *So please start early! (This one will take a long time...🌱)*





# Objective

- To understand the reason why pipelined CPUs have better throughput
- To understand data & control hazards and how to solve them
- To design and implement the pipelined CPU




# Why Do We Use Pipeline?






# Pipeline: Datapath





# Pipeline: Control






# Hazards

- Pipeline hazards: the next instruction cannot execute in following clock cycle.
  - Data hazard
  - Control hazard
  - Structural hazard

# Data Hazard







# Data Hazard - Stall

	t <sub>0</sub>	t <sub>1</sub>	t <sub>2</sub>	t <sub>3</sub>	t <sub>4</sub>	t <sub>5</sub>	t <sub>6</sub>	t <sub>7</sub>	t <sub>8</sub>	t <sub>9</sub>	t <sub>10</sub>
IF	i	j	k	k	k	k	l				
ID	h	i	j	j	j	j	k	l			
EX		h	i	bub	bub	bub	j	k	l		
MEM			h	i	bub	bub	bub	j	k	l	
WB				h	i	bub	bub	bub	j	k	l

i: rx ← \_


j: \_ ← rx

For this “updating register file in clock negative edge will be allowed!”

You will see why negedge is needed on register file update



# Data Hazard – Forwarding (Extra Credit)



b. With forwarding

Implementing forwarding is one of the **extra credit**!



# Control Hazard

	R/I-Type	LW	SW	Br	J	Jr
IF	use	use	use	use	use	use
ID	produce	produce	produce		produce	produce
EX				produce		
MEM						
WB						

- PC hazard distance is at least 1
- Does that mean we must stall after every instruction?
  - IF stage can't know which PC to fetch next until the current PC is fetched and decoded



# Control Hazard - Flush

- You need to predict next PC as PC + 4
- Flush on miss prediction
- Read textbook and lecture slides
- This is not optional!**

	t <sub>0</sub>	t <sub>1</sub>	t <sub>2</sub>	t <sub>3</sub>	t <sub>4</sub>	t <sub>5</sub>	t <sub>6</sub>	t <sub>7</sub>	t <sub>8</sub>	t <sub>9</sub>	t <sub>10</sub>
IF	h	i	j	k	l	m	n				
ID		h	i	bub	k	l	m	n			
EX			h	bub	bub	k	l	m	n		
MEM				h	bub	bub	k	l	m	n	
WB					h	bub	bub	k	l	m	n

Branch resolved



# Control Hazard – Branch Prediction (Extra Credit)

- Always not taken (no extra credit)
- Always taken
- 2 bit global prediction (full extra credit for branch prediction)

-----<Just for your highly motivated students>-----

- Gshare
- Two-Level predictor
- Etc.



# Requirements

- Implement the pipelined CPU
- Compare the performance of multi-cycle CPU and pipeline CPU – write on report
- *Your implementation should be functionally correct!*
  - *The last test bench will be passed only if your implementation is functionally correct!*