

CSED311 Lab3: Single Cycle CPU

장영상

jangys@postech.ac.kr

Contact the TAs at csed311-ta@postech.ac.kr





Contents

- CPU structure
- Modularization
- Magic memory
- TSC CPU
- Implementation tips






CPU structure



- CPU consists of several components
 - Datapath
 - ALU, Register file, etc..
 - Control Unit




Datapath



- Datapath:
 - Units in the path of data
 - SYSTEM BUS(deliver the memory data) → ALU → Register → ALU → SYSTEM BUS
 - ALU, Register file





Datapath



- Datapath
 - Contains register file, ALU and the other data-wires



Control Unit



**Based on figures from [P&H CO&D, COPYRIGHT 2004 Elsevier. ALL RIGHTS RESERVED.]

- Control Unit:
 - Decodes instruction
 - Then, generates control signals that control the components in the datapath



Modularization

- Modularize the main CPU structure (**strongly** recommended)
 - Datapath
 - ALU
 - Register file
 - Control Unit
- Etc.
 - MUX, sign-extender, adder



Magic Memory

- In testbench code (line 38~58)
 - It gives you memory data with a slight delay (less than a clock cycle)
- It is NOT a realistic model of the main memory
 - Memory is much slower than CPU
 - However, we assume there is a magic memory which is faster than CPU!

```
always begin
    loadedData = `WORD_SIZE'bz;
    #`PERIOD1;
    forever begin
        wait (readM == 1 || writeM == 1);
        if (readM == 1) begin
            #`READ_DELAY;
            loadedData = memory[address];
            inputReady = 1;
            #(`STABLE_TIME);
            inputReady = 0;
            loadedData = `WORD_SIZE'bz;
        end else if (writeM == 1) begin
            memory[address] = data;
            #`WRITE_DELAY;
            ackOutput = 1;
            #(`STABLE_TIME);
            ackOutput = 0;
        end
    end
end // of forever loop
end // of always block for memory read
```




TSC CPU

- RISC-V CPU vs TSC CPU

Name (Field Size)	Field					Comments	
	7 bits	5 bits	5 bits	3 bits	5 bits	7 bits	
R-type	funct7	rs2	rs1	funct3	rd	opcode	Arithmetic instruction format
I-type	immediate[11:0]		rs1	funct3	rd	opcode	Loads & immediate arithmetic
S-type	immed[11:5]	rs2	rs1	funct3	immed[4:0]	opcode	Stores
B-type*	immed[12,10:5]	rs2	rs1	funct3	immed[4:1,11]	opcode	Conditional branch format
J-type*	immediate[20,10:1,11,19:12]				rd	opcode	Unconditional jump format
U-type	immediate[31:12]				rd	opcode	Upper immediate format

*in the textbook and old versions of the RISC-V manual, referred to as SB-type and UJ-type

[From P&H CO&D RISC-V ed.]



- Has shorter instructions, smaller registers, and fewer instruction types!
 - A simple ISA
- More details in TSC_manual.pdf



Assignment

- Implement a single-cycle TSC CPU
 - Single-cycle CPU
 - Datapath
 - ALU
 - Register file (with 4 registers)
 - Control unit
 - Generate the control signals used in the datapath
 - Your implementation of the CPU should process one instruction in each clock cycle
 - Due date : ~4/20 (2-week assignment)
 - Instructions
 - Read the given TSC_manual.pdf, opcode.v



Tips

- CPU module port

output	readM	"read" signal to memory
output	writeM	"write" signal to memory
output	[`WORD_SIZE-1:0] address	target memory address
inout	[`WORD_SIZE-1:0] data	data for reading or writing (can be used as both input and output)
input	ackOutput	signal from memory ("data is written")
input	inputReady	signal from memory ("data is ready for reading")
input	reset_n	reset your CPU (registers, PC, etc..)
input	clk	clock signal



About inout port

- Can be used as both input and output port
- Set wire value 'z' (high impedance) if you are using it as input
 - You could get the input value only if it's 'z' value

```
assign data= readOrWrite? writeData : 16'bz;
```

- Google for more details!



Negedge clk

- You might need 2 events in one clock cycle
 - For example, CPU fetches instruction and need one more memory data fetch for load store instruction
- You can use both @(posedge clk) and @(negedge clk)



Tips

- TSC_manual.pdf

o SWD \$1, \$1, 120 ;M[\$1 + 120] <-- \$1
o SWD \$1, \$3, -2 ;M[\$3 - 2] <-- \$1
o SWD \$1, \$3, 0 ;M[\$3] <-- \$1

BNE

1. Assembler Format
 - o BNE \$rs, \$rt, offset
2. Description
 - o A branch target address is computed from the sum of the address of the instruction after the branch instruction and the 8-bit, sign-extended offset. The contents of \$rs and \$rt are compared. If they are not equal, then the target address is written into the PC and program execution continues with the instruction at the target address. Otherwise, program execution continues with the instruction following the branch.
3. Operation
 - o If \$rs != \$rt then \$pc <-- \$pc + { (offset7)8 ## offset7..0 }
4. Examples
 - o BNE \$0, \$2, 6 ;If \$0 != \$2 then \$pc <-- \$pc + 7

Thanks



Exemplary Single-cycle CPU Dataflow

