

Experiment #2 - Sequential Synthesis and FPGA Device Programming

Parsa Nassery, 810199561

Shayan Kashefi, 810199585

Abstract— This document is a student report to experiment #2 of Digital Logic Laboratory course at ECE Department, University of Tehran. In this series of experiments, we made a transmitter that consists of three components, onepulser, OTHFSM and seven segment display. this circuit was first written in Verilog language and then it was implemented by Quartus software on an FPGA.

Keywords— FPGA programming, Serial Transmitter, Sequential Synthesis, Seven Segment, FSM.

I. INTRODUCTION

In this experiment, a serial transmitter were written in Verilog and then implemented on an FPGA by Quartus.

II. SERIAL TRANSMITTER

A Onepulser

```
1 `timescale 1ns / 1ns
2 module OnePulser(input clk, clkPB, output PO);
3
4     reg [1:0] ns, ps;
5
6     always @(ps, clkPB) begin
7         ns = 2'b00;
8         case(ps)
9             2'b00 : ns= clkPB ? 2'b01 : 2'b00;
10            2'b01 : ns= 2'b10;
11            2'b10 : ns= ~clkPB ? 2'b00 : 2'b10;
12            default : ns= 2'b00;
13        endcase
14    end
15
16    always @(posedge clk) begin
17        ps <= ns;
18    end
19    assign PO = (ps==2'b01) ? 1'b1 : 1'b0;
20 endmodule
```

Fig. 1 Verilog description of Onepulser

```
1 `timescale 1ns / 1ns
2 module TBOnePulser();
3     reg clk = 1'b0, PB = 1'b0;
4     wire out;
5     OnePulser inst(clk(clk), .clkPB(PB), .PO(out));
6     initial repeat(100) #100 clk = ~clk;
7     initial begin
8         #350 PB = 1'b1;
9         #700 PB = 1'b0;
10        #400 PB = 1'b1;
11        #120 PB = 1'b0;
12    end
13 endmodule
```

Fig. 2 Test bench of Onepulser




Fig. 3 Waveform of Onepulser

The Vrilog description of Onepulser is written with design a FSM that produces the output. then a test bench was written to test this component and the output Fig. 3 was observed.

B Orthogonal Finite State Machine




Fig. 4 State diagram of sequence detector

```
1 `timescale 1ns / 1ns
2 module SequenceDetector(input clk, rst, serIn, clkEn, co, output serOut, serOutValid, inc_cnt, rst_cnt);
3     reg [2:0] ns, ps;
4
5     always @(ps, serIn,co) begin
6         ns = 3'b000;
7         case(ps)
8             3'b000 : ns= serIn ? 3'b001 : 3'b000;
9             3'b001 : ns= serIn ? 3'b001 : 3'b010;
10            3'b010 : ns= serIn ? 3'b011 : 3'b000;
11            3'b011 : ns= serIn ? 3'b100 : 3'b010;
12            3'b100 : ns= co ? 3'b000 : 3'b100;
13            default : ns= 3'b000;
14        endcase
15    end
16
17    assign rst_cnt = rst | (ps == 3'b000);
18    assign serOut = (ps == 3'b100 && serIn == 1'b1) ? 1'b1 : 1'b0;
19    assign serOutValid = (ps == 3'b100) ? 1'b1 : 1'b0;
20    assign inc_cnt = (ps == 3'b100) ? 1'b1 : 1'b0;
21
22    always @(posedge clk, posedge rst) begin
23        if(rst)
24            ps = 3'b000;
25        else
26            if (clkEn)
27                ps <= ns;
28    end
29 endmodule
```

Fig. 5 Verilog of sequence detector

```

1|timescale 1ns / 1ns
2|module Counter(input clk, rst_cnt, inc_cnt, clkEn, output co, output [3:0] count_out);
3|    reg [3:0] register = 4'd0;
4|
5|    assign co = 1'b1 ? (count_out >= 4'd10) : 1'b0;
6|    assign count_out = register;
7|
8|    always @(posedge clk, posedge rst_cnt) begin
9|        if(rst_cnt)
10|            register = 3'b000;
11|        else
12|            if (clkEn && inc_cnt)
13|                register <= register + 1'b1;
14|    end
15|endmodule

```

Fig. 6 Verilog of counter

```

1|timescale 1ns / 1ns
2|module SerTransmitter(input clk, rst, clkEn, serIn, output serOut, serOutValid, output [1:0] count_out);
3|    wire co, inc_cnt, rst_cnt;
4|    Counter counter(clk, rst, clkEn, co, inc_cnt, rst_cnt, clkEn, count_out);
5|    SequenceDetector sd(clk, rst, clkEn, serIn, co, inc_cnt, rst_cnt, serOut, serOutValid, count_out);
6|endmodule

```

Fig. 7 Verilog of OTHFSM

```

1|timescale 1ns / 1ns
2|module testTB();
3|    reg clk = 1'b0, rst = 1'b0, rst_cnt = 1'b0, clkEn = 1'b0, serIn = 1'b0;
4|    wire serOut, serOutValid;
5|    wire [3:0] count_out;
6|    SerTransmitter trans(clk, rst, clkEn, serIn, serOut, serOutValid, count_out);
7|    initial repeat(1000) #10 clk = ~clk;
8|    initial begin
9|        #10 clkEn = 1'b1;
10|        repeat(10) #100 serIn = $random();
11|        #100 serIn = 1'b0;
12|        #100 serIn = 1'b0;
13|        #100 serIn = 1'b1;
14|        #100 serIn = 1'b0;
15|        #100 clkEn = 1'b0;
16|        #100 serIn = 1'b1;
17|        #100 serIn = 1'b1;
18|        #100 clkEn = 1'b1;
19|        #100 serIn = 1'b1;
20|        #100 serIn = 1'b1;
21|        repeat(10) #100 serIn = $random();
22|    end
23|endmodule

```

Fig. 8 Verilog of OTHFSM test bench




Fig. 10 Test bench of OTHFSM

This part of the experiment consisted of two parts, one part was the sequence detector and the second part was the counter. To design the sequence detector, first, an FSM was designed that produced

the desired outputs. Then the Verilog code of this FSM was written. Also, the desired counter code was written, which produced the desired output with the input signals. Finally, a test bench was written for this system and the desired outputs were observed.

C Seven Segment Display

```

1|timescale 1ns / 1ns
2|module SSD(input [3:0] count, output [6:0] seg_out);
3|    assign seg_out = ( count == 4'b0000 ) ? 7'b1000000 :
4|                    ( count == 4'd1 ) ? 7'b1111001 :
5|                    ( count == 4'd2 ) ? 7'b0100100 :
6|                    ( count == 4'd3 ) ? 7'b0110000 :
7|                    ( count == 4'd4 ) ? 7'b0011001 :
8|                    ( count == 4'd5 ) ? 7'b0010010 :
9|                    ( count == 4'd6 ) ? 7'b0000010 :
10|                   ( count == 4'd7 ) ? 7'b1111000 :
11|                   ( count == 4'd8 ) ? 7'b0000000 :
12|                   ( count == 4'd9 ) ? 7'b0010000 :
13|                   ( count == 4'd10 ) ? 7'b0001000 :
14|                   ( count == 4'd11 ) ? 7'b0000011 :
15|                   ( count == 4'd12 ) ? 7'b1000110 :
16|                   ( count == 4'd13 ) ? 7'b0100001 :
17|                   ( count == 4'd14 ) ? 7'b0000110 ;
18|
19|endmodule

```

Fig. 11 Verilog of SSD

```

1|timescale 1ns / 1ns
2|module SSDTB();
3|    wire [6:0] seg_out;
4|    reg [3:0] count_in;
5|    SSD ssd(.count(count_in), .seg_out(seg_out));
6|    initial repeat(10) #400 count_in = $random();
7|endmodule

```

Fig. 12 Verilog of SSD test bench




Fig. 13 Wave form of SSD

In this part, a component was designed to convert the binary output of FSM into the desired input for seven segments and a test bench is written.

III. DESIGN SYNTHESIS AND FPGA PROGRAMMING

A. Serial Transmitter Implementation

```
1 timescale 1ns / 1ns
2 module Exp2(input push_button, clk, serIn, rst, output serOut, serOutValid, seg_out);
3     wire clkEn;
4     wire [7:0] count_out;
5     OnePulse pb(clk&&push_button, .clk(clk), .Po(clkEn));
6     SerTransmitter ser_trans(clk(clk), .rst(rst), .clkEn(clkEn), .serIn(serIn), .serOut(serOut), .serOutValid(serOutValid), .count_out(count_out));
7     SSD sseg(count_out, .seg_out(seg_out));
8 endmodule
```

Fig. 14 Verilog of whole serial transmitter

```
1 timescale 1ns / 1ns
2 module EXP2B();
3     reg push_button = 1'b0, clk = 1'b0, serIn = 1'b0, rst = 1'b0;
4     wire ser_Out, serOutValid;
5     wire [7:0] seg_out;
6     Exp2 extB(push_button, .clk(clk), .serIn(serIn), .rst(rst), .serOut(ser_Out), .serOutValid(serOutValid), .seg_out(seg_out));
7     initial repeat(1000) #100 clk = ~clk;
8     initial begin
9         #100 rst = 1'b1;
10        #100 rst = 1'b0;
11        #100 serIn = 1'b1;
12        #100 push_button = 1'b1;
13        #100 push_button = 1'b0;
14        #100 serIn = 1'b0;
15        #100 serIn = 1'b1;
16        #100 push_button = 1'b1;
17        #100 push_button = 1'b0;
18        #100 serIn = 1'b1;
19        #100 push_button = 1'b1;
20        #100 push_button = 1'b0;
21        #100 serIn = 1'b1;
22        #100 push_button = 1'b1;
23        #100 push_button = 1'b0;
24        repeat(10) #100 push_button = ~push_button;
25    end
26 endmodule
```

Fig. 15 Verilog of serial transmitter test bench




Fig. 16 Wave form of serial transmitter

First, all three components are connected to each other to make the main serial transmitter. Then a test bench was written for it. Finally, by transferring the codes to Quartus and synthesizing the circuit and assigning the pins, the final system was programmed on Ephijia and the final output was taken.




Fig. 17 Final programmed FPGA and final result