Experiment #2 - Sequential Synthesis and FPGA Device Programming

Parsa Nassery, 810199561

Shayan Kashefi, 810199585

Abstract— This document is a student report to experiment #2 of Digital Logic Laboratory course at ECE Department, University of Tehran. In this series of experiments, we made a transmitter that consists of three components, onepulser, OTHFSM and seven segment display. this circuit was first written in Verilog language and then it was implemented by Quartus software on an FPGA.

Keywords— FPGA programming, Serial Transmitter, Sequential Synthesis, Seven Segment, FSM.

I.INTRODUCTION

In this experiment, a serial transmitter were writen in Verilog and then implemented on an FPGA by Quartus.

II. SERIAL TRANSMITTER

A Onepulser

Fig. 1 Verilog description of Onepulser

```
1| timescale 1ns / 1ns
 2 module TBOnePulser();
          reg clk = 1'b0, PB = 1'b0;
          wire out:
          OnePulser inst(.clk(clk), .clkPB(PB), .PO(out));
5
6
          initial repeat(100) #100 clk = ~clk;
          initial begin
                  #350 PB = 1'b1:
8
                  #700 PB = 1'b0;
                  #400 PB = 1'b1;
10
                  #120 PB = 1'b0:
11
12
          end
13 endmodule
```

Fig. 2 Test bench of Onepulser




Fig. 3 Waveform of Onepulser

The Vrilog description of Onepulser is writen with design a FSM that produces the output. then a test bench was written to test this component and the output Fig. 3 was observed.

B Orthogonal Finite State Machine




Fig. 4 State diagram of sequence detector

Fig. 5 Verilog of sequence detector

```
1 timescale ins / ins
 2 module Counter(input clk, rst_cnt, inc_cnt, clkEn, output co, output [3:0] count_out);
          reg [3:0] register = 4'd0;
          assign co = 1'b1 ? (count_out >= 4'd10) : 1'b0;
          assign count_out = register;
          always @(posedge clk, posedge rst_cnt) begin
                 if(rst_cnt)
                         register = 3'b000;
10
11
12
                         if (clkEn && inc_cnt)
                                 register <= register + 1'b1;
13
15 endmodule
```

Fig. 6 Verilog of counter

```
, rst_cnt;
clic(ck), .cos(co), .lac_cnt(inc_cnt), .rst_cnt(rst_cnt), .clkin(ckkin), .count_out(count_out));
sd(.clk(ck), .rst(rst), .clkin(ckkin), .serin(serin), .co(co), .lnc_cnt(inc_cnt), .rst_cnt(rst_cnt), .serOut(serOut),
```

Fig. 7 Verilog of OTHFSM

```
scale ins / ins
er transfe();
reg clk = 1'00, PB = 1'00, rst = 1'00, clkEn = 1'00, serin = 1'00;
wire serout, seroutvalid;
wire [1:0] count_out;
serTransmitter trans(.clk(clk), .rst(rst), .clkEn(clkEn), .serIn(serIn), .serOut(serOut), .serOutValid(serOutValid), .count_out(count_out));
tattial repect(1000) 900 clk = -clk;
tattial repect(1000) 900 clk = -clk;
tattial begin
#15 (clkEn = 1'0);
remark(100) #100 serIn = $randon();
```

Fig. 8 Verilog of OTHFSM test bench




Fig. 10 Test bench of OTHFSM

This part of the experiment consisted of two parts, one part was the sequence detector and the second part was the counter. To design the sequence detector, first, an FSM was designed that produced the desired outputs. Then the Verilog code of this FSM was written. Also, the desired counter code was written, which produced the desired output with the input signals. Finally, a test bench was written for this system and the desired outputs were observed.

```
C Seven Segment Display
```

```
1 timescale 1ns / 1ns
2 module SSD(input [3:0] count, output [6:0] seg_out);
7 7 bid
                                                          count == 4'd1 ) ? 7'b1111001 :
count == 4'd2 ) ? 7'b0100100 :
                                                                                   7'b0100100 :
                                                          count == 4'd3 ) ?
                                                                                   7'b0110000 :
                                                          count == 4'd4 ) ?
                                                                                   7'b0011001
                                                          count == 4'd5 )
                                                                                   7'b0000010 :
                                                          count == 4'd6 ) ?
11
                                                          count == 4'd8 ) ?
                                                                                   7'b00000000:
                                                          count == 4'd10 ) ? 7'b0001000 :
count == 4'd11 ) ? 7'b0000011 :
13
                                                          count == 4'd12 ) ? 7'b1000110 :
count == 4'd13 ) ? 7'b0100001 :
15
16
17
                                                          count == 4'd14 ) ? 7'b0000110 :
                                                          b0001110:
18
19 endmodule
```

Fig. 11 Verilog of SSD

```
1 timescale 1ns / 1ns
2 module SSDTB();
3
         wire [6:0] seg_out;
         reg [3:0] count in;
         SSD ssd(.count(count_in), .seg_out(seg_out));
5
         initial repeat(10) #400 count_in = $random();
7 endmodule
```

Fig. 12 Verilog of SSD test bench




Fig. 13 Wave form of SSD

In this part, a component was designed to convert the binary output of FSM into the desired input for seven segments and a test bench is writen.

III. DESIGN SYNTHESIS AND FPGA PROGRAMMING

A. Serial Transmitter Implementation

```
1 'threscale ins / ins

Zhoodie Exp2(topt push betton, clk, serin, rst, output serbut, serbutialtw; varyous prorp seg_vax;;

sire [1:0] count_out;

sire [1:0] count_out;

nerouser pic.climing.push button, .clk(clk), .Po(clkEn));

seriouser pic.climing.push button, .clk(clk), .Po(clkEn);

seriouserinter ser_trans(.likClk), .rst(rst), .clkEn(clkEn), .seriouserint), .seriouserint), .seriouserint(seriouserint);

seriouserinter ser_trans(.likClk), .rst(rst), .clkEn(clkEn), .seriouserint), .seriouserint(seriouserint);

sendondele
```

Fig. 14 Verilog of whole serial transmitter

Fig. 15 Verilog of serial transmitter test bench




Fig. 16 Wave form of serial transmitter

First, all three components are connected to each other to make the main serial transmitter. Then a test bench was written for it. Finally, by transferring the codes to Quartos and synthesizing the circuit and assigning the pins, the final system was programmed on Ephijia and the final output was taken.




Fig. 17 Final programmed FPGA and final result