



دانشکده مهندسی کامپیوتر

آزمایشگاه طراحی سیستم‌های دیجیتال

گزارش آزمایش دوم

دکتر سیاوش بیات سرمدی

پارسا محمدیان — ۹۸۱۰۲۲۸۴

۱۸ فروردین ۱۴۰۰

فهرست مطالب

۱	مقدمه	۲
۲	چارچوب نظری و شرح آزمایش	۲
۳	گزارش متنی	۲
۴	فرکانس کاری مدار	۷
۵	تست مدار	۷
۶	شماتیک	۷

۱ مقدمه

عنوان گزارش

طراحی مدارهای ترکیبی با استفاده از امکانات شماتیک.

موضوع

استفاده از نرم‌افزارهای طراحی به کمک کامپیوتر^۱ و امکانات شماتیک آن‌ها برای طراحی و پیاده‌سازی مدار ترکیبی.

شرح ابزارها و برنامه‌های مورد استفاده

در این آزمایش از نرم‌افزار ISE Desgin Suite که محصول شرکت Xilinx است استفاده کرده‌ام.

۲ چارچوب نظری و شرح آزمایش

در این آزمایش مداری برای کنترل ورود و خروج به اتاق طراحی کردیم. برای این کار از دو شمارنده استفاده کردیم. یکی برای نگه داشتن تعداد افراد حاضر در اتاق و دیگری برای نگه داشتن زمان باز ماندن در ورودی. به دلیل کوچک بودن مدار، این ماژول‌ها در خود ماژول اصلی آمده‌اند. تمامی کدها در ماژول اصلی Main.v وجود دارند.

۳ گزارش متنی

```

1 Release 14.7 - xst P.20131013 (nt64)
2 Copyright (c) 1995-2013 Xilinx, Inc. All rights reserved.
3 --> Parameter TMPDIR set to xst/projnav.tmp
4
5
6 Total REAL time to Xst completion: 0.00 secs
7 Total CPU time to Xst completion: 0.15 secs
8
9 --> Parameter xsthdmdir set to xst
10
11
12 Total REAL time to Xst completion: 0.00 secs
13 Total CPU time to Xst completion: 0.15 secs
14
15 --> Reading design: Main.prj
16
17 TABLE OF CONTENTS
18 1) Synthesis Options Summary
19 2) HDL Compilation
20 3) Design Hierarchy Analysis
21 4) HDL Analysis
22 5) HDL Synthesis
23 5.1) HDL Synthesis Report
24 6) Advanced HDL Synthesis
25 6.1) Advanced HDL Synthesis Report
26 7) Low Level Synthesis
27 8) Partition Report
28 9) Final Report
29 9.1) Device utilization summary
30 9.2) Partition Resource Summary
31 9.3) TIMING REPORT
32
33
34
35 * Synthesis Options Summary *
36

```

```

37  --- Source Parameters
38  Input File Name      : "Main.prj"
39  Input Format         : mixed
40  Ignore Synthesis Constraint File : NO
41
42  --- Target Parameters
43  Output File Name    : "Main"
44  Output Format       : NGC
45  Target Device      : xc3sd3400a-4-fg676
46
47  --- Source Options
48  Top Module Name    : Main
49  Automatic FSM Extraction : YES
50  FSM Encoding Algorithm : Auto
51  Safe Implementation : No
52  FSM Style         : LUT
53  RAM Extraction     : Yes
54  RAM Style         : Auto
55  ROM Extraction     : Yes
56  Mux Style         : Auto
57  Decoder Extraction : YES
58  Priority Encoder Extraction : Yes
59  Shift Register Extraction : YES
60  Logical Shifter Extraction : YES
61  XOR Collapsing     : YES
62  ROM Style         : Auto
63  Mux Extraction     : Yes
64  Resource Sharing   : YES
65  Asynchronous To Synchronous : NO
66  Use DSP Block      : Auto
67  Automatic Register Balancing : No
68
69  --- Target Options
70  Add IO Buffers     : YES
71  Global Maximum Fanout : 500
72  Add Generic Clock Buffer (BUFG) : 24
73  Register Duplication : YES
74  Slice Packing      : YES
75  Optimize Instantiated Primitives : NO
76  Use Clock Enable   : Yes
77  Use Synchronous Set : Yes
78  Use Synchronous Reset : Yes
79  Pack IO Registers into IOBs : Auto
80  Equivalent register Removal : YES
81
82  --- General Options
83  Optimization Goal   : Speed
84  Optimization Effort : 1
85  Keep Hierarchy     : No
86  Netlist Hierarchy  : As_Optimized
87  RTL Output         : Yes
88  Global Optimization : AllClockNets
89  Read Cores         : YES
90  Write Timing Constraints : NO
91  Cross Clock Analysis : NO
92  Hierarchy Separator : /
93  Bus Delimiter      : <
94  Case Specifier     : Maintain
95  Slice Utilization Ratio : 100
96  BRAM Utilization Ratio : 100
97  DSP48 Utilization Ratio : 100
98  Verilog 2001      : YES
99  Auto BRAM Packing  : NO
100 Slice Utilization Ratio Delta : 5
101
102
103
104
105  =====
106  * HDL Compilation *
107  =====
108  Compiling verilog file "Main.v" in library work
109  Module <Main> compiled
110  No errors in compilation
111  Analysis of file <"Main.prj"> succeeded.
112
113
114  =====
115  * Design Hierarchy Analysis *
116  =====
117  Analyzing hierarchy for module <Main> in library <work>.
118
119
120  =====
121  * HDL Analysis *
122  =====
123  Analyzing top module <Main>.
124  Module <Main> is correct for synthesis.
125
126
127

```

```

128 * HDL Synthesis *
129
130
131 Performing bidirectional port resolution ...
132
133 Synthesizing Unit <Main>.
134 Related source file is "Main.v".
135 Found 1-bit register for signal <close>.
136 Found 1-bit register for signal <in>.
137 Found 1-bit register for signal <open>.
138 Found 1-bit register for signal <out>.
139 Found 1-bit register for signal <keepOpen>.
140 Found 4-bit up counter for signal <members>.
141 Found 4-bit addsub for signal <members$mux0000>.
142 Found 4-bit comparator less for signal <old_keepOpen_2$cmp_lt0000> created at
143 line 36.
144 Found 4-bit comparator greatequal for signal <open$cmp_ge0000> created at line
145 36.
146 Found 2-bit up counter for signal <waitOpen>.
147 Summary:
148 inferred 2 Counter(s).
149 inferred 5 D-type flip-flop(s).
150 inferred 1 Adder/Subtractor(s).
151 inferred 2 Comparator(s).
152 Unit <Main> synthesized.
153
154 INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some
155 arithmetic operations in this design can share the same physical resources for
156 reduced device utilization. For improved clock frequency you may try to disable
157 resource sharing.
158
159
160 HDL Synthesis Report
161
162 Macro Statistics
163 # Adders/Subtractors : 1
164 4-bit addsub : 1
165 # Counters : 2
166 2-bit up counter : 1
167 4-bit up counter : 1
168 # Registers : 5
169 1-bit register : 5
170 # Comparators : 2
171 4-bit comparator greatequal : 1
172 4-bit comparator less : 1
173
174
175
176 * Advanced HDL Synthesis *
177
178
179
180
181
182 Advanced HDL Synthesis Report
183
184 Macro Statistics
185 # Adders/Subtractors : 1
186 4-bit addsub : 1
187 # Counters : 2
188 2-bit up counter : 1
189 4-bit up counter : 1
190 # Registers : 5
191 Flip-Flops : 5
192 # Comparators : 2
193 4-bit comparator greatequal : 1
194 4-bit comparator less : 1
195
196
197
198 * Low Level Synthesis *
199
200
201
202 Optimizing unit <Main> ...
203
204 Mapping all equations...
205 Building and optimizing final netlist ...
206 Found area constraint ratio of 100 (+ 5) on block Main, actual ratio is 0.
207
208 Final Macro Processing ...
209
210
211 Final Register Report
212
213 Macro Statistics
214 # Registers : 11
215 Flip-Flops : 11
216
217
218

```

```

219
220 * Partition Report *
221
222
223 Partition Implementation Status
224
225
226 No Partitions were found in this design.
227
228
229
230
231 * Final Report *
232
233 Final Results
234 RTL Top Level Output File Name : Main.ngc
235 Top Level Output File Name : Main
236 Output Format : NGC
237 Optimization Goal : Speed
238 Keep Hierarchy : No
239
240 Design Statistics
241 # IOs : 7
242
243 Cell Usage :
244 # BELS : 21
245 # INV : 2
246 # LUT2 : 3
247 # LUT2_D : 1
248 # LUT2_L : 1
249 # LUT3 : 1
250 # LUT4 : 9
251 # LUT4_L : 1
252 # MUXF5 : 2
253 # VCC : 1
254 # FlipFlops/Latches : 11
255 # FDE : 4
256 # FDR : 4
257 # FDRE : 3
258 # Clock Buffers : 1
259 # BUFGP : 1
260 # IO Buffers : 6
261 # IBUF : 2
262 # OBUF : 4
263
264
265 Device utilization summary:
266
267
268 Selected Device : 3sd3400afg676-4
269
270 Number of Slices: 12 out of 23872 0%
271 Number of Slice Flip Flops: 11 out of 47744 0%
272 Number of 4 input LUTs: 18 out of 47744 0%
273 Number of IOs: 7
274 Number of bonded IOBs: 7 out of 469 1%
275 Number of GCLKs: 1 out of 24 4%
276
277
278 Partition Resource Summary:
279
280
281 No Partitions were found in this design.
282
283
284
285
286
287 TIMING REPORT
288
289 NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
290 FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
291 GENERATED AFTER PLACE-and-ROUTE.
292
293 Clock Information:
294
295
296
297
298
299
300
301 Asynchronous Control Signals Information:
302
303 No asynchronous control signals found in this design
304
305 Timing Summary:
306
307 Speed Grade: -4
308
309 Minimum period: 4.179ns (Maximum Frequency: 239.292MHz)

```

```

310 Minimum input arrival time before clock: 4.168ns
311 Maximum output required time after clock: 5.531ns
312 Maximum combinational path delay: No path found
313
314 Timing Detail:
315
316 All values displayed in nanoseconds (ns)
317
318
319 Timing constraint: Default period analysis for Clock 'clk'
320 Clock period: 4.179ns (frequency: 239.292MHz)
321 Total number of paths / destination ports: 82 / 21
322
323 Delay: 4.179ns (Levels of Logic = 2)
324 Source: members_2 (FF)
325 Destination: out (FF)
326 Source Clock: clk rising
327 Destination Clock: clk rising
328
329 Data Path: members_2 to out
330 Gate Net
331 Cell:in->out fanout Delay Delay Logical Name (Net Name)
332
333 FDE:C->Q 8 0.591 0.900 members_2 (members_2)
334 LUT2_D:I0->LO 1 0.648 0.103 Mcount_members111 (N15)
335 LUT4:I3->O 1 0.648 0.420 out_or000011 (out_or0000)
336 FDR:R 0.869 out
337
338 Total 4.179ns (2.756ns logic , 1.423ns route)
339 (65.9% logic , 34.1% route)
340
341
342 Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
343 Total number of paths / destination ports: 22 / 12
344
345 Offset: 4.168ns (Levels of Logic = 3)
346 Source: ent (PAD)
347 Destination: members_0 (FF)
348 Destination Clock: clk rising
349
350 Data Path: ent to members_0
351 Gate Net
352 Cell:in->out fanout Delay Delay Logical Name (Net Name)
353
354 IBUF:I->O 3 0.849 0.674 ent_IBUF (ent_IBUF)
355 LUT4:I0->O 2 0.648 0.450 open_not000011 (open_not00001)
356 LUT4:I3->O 4 0.648 0.587 members_not000011 (members_not00001)
357 FDE:CE 0.312 members_0
358
359 Total 4.168ns (2.457ns logic , 1.711ns route)
360 (58.9% logic , 41.1% route)
361
362
363 Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
364 Total number of paths / destination ports: 4 / 4
365
366 Offset: 5.531ns (Levels of Logic = 1)
367 Source: in (FF)
368 Destination: in (PAD)
369 Source Clock: clk rising
370
371 Data Path: in to in
372 Gate Net
373 Cell:in->out fanout Delay Delay Logical Name (Net Name)
374
375 FDR:C->Q 1 0.591 0.420 in (in_OBUF)
376 OBUF:I->O 4.520 in_OBUF (in)
377
378 Total 5.531ns (5.111ns logic , 0.420ns route)
379 (92.4% logic , 7.6% route)
380
381
382
383
384 Total REAL time to Xst completion: 4.00 secs
385 Total CPU time to Xst completion: 4.45 secs
386
387 -->
388
389 Total memory usage is 4514000 kilobytes
390
391 Number of errors : 0 ( 0 filtered)
392 Number of warnings : 0 ( 0 filtered)
393 Number of infos : 1 ( 0 filtered)

```

۴ فرکانس کاری مدار

همانطور که در خط ۳۲۳ گزارش متنی مشخص است، Delay مدار ۴/۱۷۹ نانو ثانیه است.

$$f = \frac{1}{4.179ns \times 10^{-9}} \cong 0.239 \times 10^9 Hz = 239MHz$$

پس فرکانس کاری ۱۹۱ مگاهرتز است.

۵ تست مدار

تستی برای بررسی صحت عملکرد مدار در فایل MainTest.v نوشته شده است که اتاق را پر میکند و همچنین حالت‌های لبه‌ای (خروجی در صورت خالی بودن اتاق و ورود در صورت پر بودن اتاق) را هم چک می‌کند.

۶ شماتیک





