

آزمایشگاه طراحی سیستمهای دیجیتال گزارش آزمایش دوم

دکتر سیاوش بیات سرمدی پارسا محمدیان — ۹۸۱۰۲۲۸۴ ۱۴۰۰ فروردین ۱۴۰۰

فهرست مطالب

١	مقدمه	۲
۲	چارچوب نظری و شرح آزمایش	۲
٣	گزارش متنی	۲
۴	فرکانس کاری مدار	Y
۵	تست مدار	Y
ے	, < 11. Å	V

۱ مقدمه

عنوان گزارش

طراحی مدارهای ترکیبی با استفاده از امکانات شماتیك.

موضوع

استفاده از نرمافزارهای طراحی به کمک کامپیوتر ۱ و امکانات شماتیک آنها برای طراحی و پیادهسازی مدار ترکسی.

شرح ابزارها و برنامههای مورد استفاده

در این آزمایش از نرمافزار ISE Desgin Suite که محصول شرکت Xilinx است استفاده کردهام.

۲ چارچوب نظری و شرح آزمایش

در این آزمایش مداری برای کنترل ورود و خروج به اتاق طراحی کردیم. برای این کار از دو شمارنده استفاده کردیم. یکی برای نگه داشتن تعداد افراد حاضر در اتاق و دیگری برای نگه داشتن زمان باز ماندن در ورودی. به دلیل کوچک بودن مدار، این ماژولها در خود ماژول اصلی آمدهاند. تمامی کدها در ماژول اصلی Main.v وجود دارند.

۳ گزارش متنی

CAD'

```
37 — Source Parameters
38 Input File Name
39 Input Format
40 Ignore Synthesis Constraint File
                                                                                                                              : "Main.prj"
                                                                                                                                   NO
            Target Parameters
Output File Name
Output Format
Target Device
    43
44
45
                                                                                                                                    "Main"
                                                                                                                              : NGC
: xc3sd3400a-4-fg676
            — Source Options
Top Module Name
Automatic FSM Extraction
FSM Excoding Algorithm
Safe Implementation
FSM Style
RAM Extraction
EAM Style
    47
48
49
                                                                                                                                  Main
YES
                                                                                                                                    Auto
No
LUT
          RAM Extraction
RAM Style
ROM Extraction
Mux Style
Decoder Extraction
Priority Encoder Extraction
Shift Register Extraction
Logical Shifter Extraction
XOR Collapsing
ROM Style
Mux Extraction
Resource Sharing
Asynchronous To Synchronous
Use DSP Block
Automatic Register Balancing
                                                                                                                                    Yes
                                                                                                                                   Auto
Yes
Auto
YES
   54
55
56
57
58
59
60
                                                                                                                                    Yes
YES
YES
 61
62
63
64
                                                                                                                                    YES
                                                                                                                                    Auto
Yes
YES
                                                                                                                                    NO
                                                                                                                                   Auto
No
 68
69
70
71
            — Target Options
Add IO Buffers
Global Maximum Fanout
Add Generic Clock Buffer (BUFG)
                                                                                                                                  YES
500
           Add Generic Clock Buffer (BUFG)
Register Duplication
Slice Packing
Optimize Instantiated Primitives
Use Clock Enable
Use Synchronous Set
Use Synchronous Reset
Pack IO Registers into IOBs
Equivalent register Removal
                                                                                                                                    YES
                                                                                                                                    YES
NO
                                                                                                                                    Yes
                                                                                                                                    Yes
Yes
                                                                                                                                     Auto
                                                                                                                               : YES
          — General Options
Optimization Goal
Optimization Effort
Keep Hierarchy
Netlist Hierarchy
RTL Output
Global Optimization
Read Cores
Write Timing Constraints
Cross Clock Analysis
Hierarchy Separator
Bus Delimiter
Case Specifier
Slice Utilization Ratio
DSP48 Utilization Ratio
Verilog 2001
Auto BRAM Packing
Slice Utilization Ratio Delta
             --- General Options
  82
83
                                                                                                                                    Speed
                                                                                                                                 Speed
1
No
As_Optimized
Yes
AllClockNets
YES
NO
NO
   88
89
90
91
92
93
94
                                                                                                                                     Maintain
                                                                                                                                    100
 96
97
98
99
                                                                                                                                    100
100
100
YES
                                                                                                                                   NO
5
100
101
102
103
104
105
106
                                                                                                   HDL Compilation
107
108
109
            Compiling verilog file "Main.v" in library work Module <Main> compiled No errors in compilation Analysis of file <"Main.prj"> succeeded.
112
113
114
115
116
117
                                                                                   Design Hierarchy Analysis
             Analyzing hierarchy for module <Main> in library <work>.
118
119
120
121
122
123
124
125
126
127
                                                                                                          HDL Analysis
            Analyzing top module <Main>.
Module <Main> is correct for synthesis.
```

```
128
129
                                                                                                                                               HDL Synthesis
  130
131
132
                    Performing bidirectional port resolution...
133 Synthesizing Unit <Main>.
134 Related source file is "Main.v".
135 Found 1-bit register for signal <close>.
136 Found 1-bit register for signal <in>.
137 Found 1-bit register for signal <on>.
138 Found 1-bit register for signal <on>.
139 Found 1-bit register for signal <on>.
140 Found 4-bit register for signal <keepOpen>.
141 Found 4-bit up counter for signal <mebers>.
142 Found 4-bit addsub for signal <mebers8mux0000>.
143 Found 4-bit comparator less for signal .
144 Found 4-bit comparator greatequal for signal .
145 Solome 4-bit comparator greatequal for signal .
146 Found 4-bit comparator greatequal for signal .
147 Found 4-bit comparator greatequal for signal .
148 Found 4-bit comparator greatequal for signal .
149 Found 4-bit comparator greatequal for signal .
140 Found 4-bit comparator greatequal for signal .
141 Found 4-bit comparator greatequal for signal .
142 Found 4-bit comparator greatequal for signal .
143 Found 4-bit comparator greatequal for signal .
144 Found 4-bit comparator greatequal for signal .
145 Solome for file for fil
                    Synthesizing Unit <Main>
   133
                  36.
Found 2-bit up counter for signal <waitOpen>.
Summary:
inferred 2 Counter(s).
inferred 5 D-type flip-flop(s).
inferred 1 Adder/Subtractor(s).
inferred 2 Comparator(s).
    148
   149
150
151
                     Unit <Main> synthesized
   153
154
155
                  INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.
  arithmetic operations
freduced device utiliz
resource sharing.
                    Macro Statistics
  163 # Adders/Subtractors
164 4-bit addsub
165 # Counters
166 2-bit up counter
167 4-bit up counter
  167 4-bit up counter
168 # Registers
169 1-bit register
170 # Comparators
171 4-bit comparator greatequal
172 4-bit comparator less
   172
173
174
  Advanced HDL Synthesis
                  # Adders/Subtractors
4-bit addsub
    186
  186 4-bit addsub
187 # Counters
188 2-bit up counter
189 4-bit up counter
189 0 # Registers
191 Flip-Flops
192 # Comparators
193 4-bit comparator greatequal
194 4-bit comparator less
  195
196
197
  198
199
200
                                                                                                                                       Low Level Synthesis
  201
  202
203
204
                    Optimizing unit <Main> ...
                  Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Main, actual ratio is 0.
  205
  206
207
                    Final Macro Processing ...
  208
  209
210
211
212
                    Final Register Report
   213
214
215
                    Macro Statistics
                  # Registers
Flip-Flops
                                                                                                                                                                                                                                                                    : 11
: 11
```

```
219
220
221
222
223
224
225
226
227
                                                                                          Partition Report
            Partition Implementation Status
            No Partitions were found in this design.
 228
229
230
## 2331 *
# 2323 *
# 233 Final Results
234 RTL Top Level Outp
235 Top Level Output I
236 Output Format
237 Optimization Goal
238 Keep Hierarchy
239
Design Statistics
241 # IOS
242
US Cell Usage:
242
## BELS
244 # BELS
245 # INV
246 # LUT2
247 # LUT2_D
248 # LUT2_L
249 # LUT3
250 # LUT4
251 # LUT4_L
252 # MUNF5
253 # VCC
255 # FDE
255 # FDE
256 # FDE
257 # FDRE
257 # FDRE
258 # Clock Buffers
259 # BUFGP
260 # IO Buffers
261 # IBUF
262 # OBUF
263
Device utilization
268
268
Selected Device:
                                                                                            Final Report
           Final Results
RTL Top Level Output File Name
Top Level Output File Name
Output Format
Optimization Goal
Keep Hierarchy
                                                                                                                Main.ngr
Main
                                                                                                                NGC
                                                                                                            : Speed
: No
          # IOs

Cell Usage :
# BELS
#

# LUT2
# LUT2 D
# LUT2_L
# LUT4
LUT4
# LUT4 L
# MUXF5
VCC
# FlipFlops/Latches
# FDE
# FDR
# FDR
# Clock Buffers
# BUFCP
# IO Buffers
# BUFGP
# OBUF
                                                                                                            \begin{array}{c} : & 21 \\ : & 2 \\ : & 3 \\ : & 1 \\ : & 1 \\ : & 1 \\ : & 2 \\ : & 1 \\ : & 2 \\ : & 11 \\ : & 4 \\ : & 3 \\ : & 1 \\ : & 1 \\ : & 6 \\ : & 2 \\ \end{array}
            Device utilization summary:
            Selected Device : 3sd3400afg676-4
           Number of Slices:
Number of Slice Flip Flops:
Number of 4 input LUTs:
Number of IOs:
Number of bonded IOBs:
Number of GCLKs:
                                                                                                                        12 out of
11 out of
18 out of
7
7 out of
1 out of
 270
271
272
273
274
275
276
277
278
279
                                                                                                                                                                                     0%
                                                                                                                                                                                     0%
0%
                                                                                                                                                                                     \frac{1\%}{4\%}
            Partition Resource Summary:
 280
281
282
283
284
285
286
287
288
            No Partitions were found in this design
            TIMING REPORT
           NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE. FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT GENERATED AFTER PLACE-and-ROUTE.
289
290
291
292
            Clock Information
293
294
295
296
297
298
299
            Clock Signal
                                                                                                             | Clock buffer (FF name) | Load
            clk
                                                                                                                BUFGP
                                                                                                                                                                                     11
 300
301
302
303
            Asynchronous Control Signals Information:
            No asynchronous control signals found in this design
 304
305
306
            Timing Summary:
            Speed Grade: -4
  309 Minimum period: 4.179ns (Maximum Frequency: 239.292MHz)
```

```
Minimum input arrival time before clock: 4.168ns the Maximum output required time after clock: 5.531ns Maximum combinational path delay: No path found
                Timing Detail:
    315
    316
317
318
                All values displayed in nanoseconds (ns)
    Timing constraint: Default period analysis for Clock 'clk'
320 Clock period: 4.179ns (frequency: 239.292MHz)
321 Total number of paths / destination ports: 82 / 21
     322
                                                                   4.179 ns (Levels of Logic = 2)

members_2 (FF)

out (FF)

clk rising
    323
324
325
326
327
                Delay:
                 Source:
Destination:
out (FF)

out (F
                Source Clock: clk rising
Destination Clock: clk rising
                                                                       fanout Delay Delay Logical Name (Net Name)
                                                                               8 0.591 0.900 members_2 (members_2)
1 0.648 0.103 Mcount_members111 (N15)
1 0.648 0.420 out_or000011 (out_or0000)
out
                LUT2_D: I0->LO
LUT4: I3->O
FDR: R
    334
335
336
                 337
                Total
    338
339
340
     341
342
                Timing constraint: Default OFFSET IN BEFORE for Clock 'clk' Total number of paths / destination ports: 22 / 12
     343
344
                                                                             4.168\,\mathrm{ns} (Levels of Logic = 3)
                 Offset:
     345
                Source: ent (PAD)
Destination: members_0 (FF)
Destination Clock: clk rising
    346
347
348
     349
    350
351
352
                Data Path: ent to members_0
Gate Net
Cell:in->out fanout I
                                                                        fanout Delay Delay Logical Name (Net Name)
    353
354
355
                IBUF: I->O
                                                                                 3 0.849 0.674 ent_IBUF (ent_IBUF)
2 0.648 0.450 open_not00011 (open_not0001)
4 0.648 0.587 members_not00011 (members_not0001)
                LUT4: I0->O
LUT4: I3->O
    357
358
359
360
                FDE:CE
                                                                                                  0.312
                                                                                                                                               members 0
                Total 4.168\,\mathrm{ns} (2.457ns logic , 1.711ns route) (58.9% logic , 41.1% route)
    361
362
363
364
365
366
367
                Timing constraint: Default OFFSET OUT AFTER for Clock 'clk' Total number of paths / destination ports: 4 / 4 \,
                                                                          5.531ns (Levels of Logic = 1)
in (FF)
in (PAD)
clk rising
                 Offset:
                  Source:
      368
                 Destination:
                 Source Clock:
     369
370
371
372
373
374
375
                 Data Path: in to in
                 Gate
                  Cell:in->out
                                                                         fanout Delay Delay Logical Name (Net Name)
                FDR: C=>Q
OBUF: I=>O
                                                                                   1
                                                                                                 0.591 0.420 in (in_OBUF)
    376
377
378
379
                                                                                                  4.520
                                                                                                                                           in OBUF (in)
                Total
(92.4% logic, 7.6% route)
                                                                                                    5.531ns (5.111ns logic, 0.420ns route)
    381
382
    383
384
385
386
387
                -->
                Total memory usage is 4514000 kilobytes
     390

        391
        Number of errors
        :
        0 ( 0 filtered)

        392
        Number of warnings
        :
        0 ( 0 filtered)

        393
        Number of infos
        :
        1 ( 0 filtered)
```

۴ فرکانس کاری مدار

همانطور که در خط ۳۲۳ گزارش متنی مشخص است، Delay مدار ۴/۱۷۹ نانو ثانیه است.

$$f = \frac{1}{4.179ns \times 10^{-9}} \approx 0.239 \times 10^9 Hz = 239 MHz$$

پس فرکانس کاری ۱۹۱ مگاهرتز است.

۵ تست مدار

تستی برای بررسی صحت عملکرد مدار در فایل MainTest.v نوشته شده است که اتاق را پر میکند و همچین حالتهای لبهای (خروجی در صورت خالی بودن اتاق و ورود در صورت پر بودن اتاق) را هم چک میکند.

۶ شماتیک









