

Parsa KafshduziBukani

PROJECT REPORT

P R E S E N T A T I O N


CA4

Part A:

Parsa Kafshdoust Bahani 810102501 CA 4


①:

Data-path:



* Note that *clk*, *rst* and *en* for all of the above elements are the same. «*n-en*» is the enable of the register that keeps the value of *n*.

Orthogonal State Machine:



Part B (Data Path):

```
1  module harmonic_sum_calculator (
2      input n_en,
3      input count_en,
4      input add_en,
5      input clk,
6      input rst,
7      input reset_n,
8      input [4:0] n,
9      output [19:0] sum,
10     output comparator_output
11 );|
12
13 wire [15:0] dout;
14 reg [19:0] partial_sum;
15 reg [4:0] count;
16 reg [4:0] n_reg;
17
18 rams_sp_rom_1 rom (
19     .clk(clk),
20     .rst(rst),
21     .address(count),
22     .dout(dout)
23 );
24
25 assign comparator_output = (rst) ? 0 : (count == n_reg - 1) ? 1 : 0;
26 assign sum = (add_en) ? partial_sum + dout : sum;
27
28 always @(posedge clk or posedge rst) begin
29     if (rst)
30         count <= 5'd0;
31     else if (count_en)
32         count <= count + 1;
33 end
34
35 always @(posedge clk or posedge rst) begin
36     if (rst)
37         partial_sum <= 20'd0;
38     else
39         partial_sum <= sum;
40 end
41
42 always @(posedge clk or posedge reset_n) begin
43     if (reset_n)
44         n_reg <= 5'b0;
45     else if (n_en)
46         n_reg <= n;
47 end
48
49 endmodule
```

```
54 module rams_sp_rom_1 (
55     input clk,
56     input rst,
57     input [4:0] address,
58     output [15:0] dout
59 );
60 (* rom_style = "block" *) reg [19:0] data;
61 always @(posedge clk, posedge rst) begin
62     if (rst)
63         data <= 20'h00000;
64     else begin
65         case(address)
66             5'b00000: data <= 16'b1111111111111111; // 1/1
67             5'b00001: data <= 16'b1000000000000000; // 1/2
68             5'b00010: data <= 16'b0101010101010101; // 1/3
69             5'b00011: data <= 16'b0100000000000000; // 1/4
70             5'b00100: data <= 16'b0011001100110011; // 1/5
71             5'b00101: data <= 16'b0010101010101010; // 1/6
72             5'b00110: data <= 16'b0010010010010010; // 1/7
73             5'b00111: data <= 16'b0010000000000000; // 1/8
74             5'b01000: data <= 16'b0001110010010010; // 1/9
75             5'b01001: data <= 16'b0001100110011001; // 1/10
76             5'b01010: data <= 16'b0001011101011101; // 1/11
77             5'b01011: data <= 16'b0001010101010101; // 1/12
78             5'b01100: data <= 16'b0001001110110111; // 1/13
79             5'b01101: data <= 16'b0001001001001001; // 1/14
80             5'b01110: data <= 16'b0001000100010001; // 1/15
81             5'b01111: data <= 16'b0001000000000000; // 1/16
82             5'b10000: data <= 16'b0000111100001111; // 1/17
83             5'b10001: data <= 16'b0000111001111001; // 1/18
84             5'b10010: data <= 16'b0000110111010000; // 1/19
85             5'b10011: data <= 16'b0000110011001100; // 1/20
86             default: data <= 16'b0000000000000000;
87         endcase
88     end
89 end
90 assign dout = data;
91 endmodule
```


Part B(Controller):


```
1  module controller(input clk, rst, start, comparator_output, output reg reset_datapath, reset_n, add_en, count_en, n_en);
2
3  parameter [1:0] idle = 2'b00, init = 2'b01, load = 2'b11, adding = 2'b10;
4  reg [1:0] pstate, nstate;
5
6  always @(pstate, start, comparator_output) begin
7      nstate = 2'b0;
8      {reset_datapath, reset_n, add_en, count_en, n_en} = 5'b00000;
9
10     case(pstate)
11     idle: nstate = start ? init : idle;
12     init: begin
13         nstate = start ? init : load;
14         reset_n = 1;
15     end
16     load: begin
17         nstate = adding;
18         reset_datapath = 1;
19         reset_n = 0;
20         n_en = 1;
21     end
22     adding: begin
23         nstate = comparator_output ? idle : adding;
24         {add_en, count_en} = 2'b11;
25     end
26 endcase
27 end
28
29 always @(posedge clk, posedge rst) begin
30     if (rst)
31         pstate <= idle;
32     else
33         pstate <= nstate;
34 end
35
36 endmodule
37
38
```

Part B(Test Bench):

```
1  module tb_harmonic_sum_calculator;
2
3  reg clk;
4  reg rst;
5  wire reset_n;
6  reg start;
7  reg [4:0] n;
8  wire [19:0] sum;
9  wire comparator_output;
10 wire reset_datapath, add_en, count_en, n_en;
11
12 harmonic_sum_calculator uutHarmonic_sum (
13     .n_en(n_en),
14     .count_en(count_en),
15     .add_en(add_en),
16     .clk(clk),
17     .rst(reset_datapath),
18     .reset_n(reset_n),
19     .n(n),
20     .sum(sum),
21     .comparator_output(comparator_output)
22 );
23
24 controller uutController (
25     .clk(clk),
26     .rst(rst),
27     .reset_n(reset_n),
28     .start(start),
29     .comparator_output(comparator_output),
30     .reset_datapath(reset_datapath),
31     .add_en(add_en),
32     .count_en(count_en),
33     .n_en(n_en)
34 );
```

```
33 always #5 clk = ~clk;
34
35 initial begin
36     clk = 0;
37     rst = 0;
38     start = 0;
39     n = 5'd0;
40
41     rst = 1;
42     #8 rst = 0;
43
44     // Test case 1: Harmonic sum for n = 3
45     n = 5'b00011;
46     start = 1;
47     #21 start = 0;
48
49     #50
50
51     // Test case 2: Harmonic sum for n = 5
52     n = 5'b00101;
53     start = 1;
54     #10 start = 0;
55
56     #70
57
58     // Test case 3: Harmonic sum for n = 15
59     n = 5'b01111;
60     start = 1;
61     #10 start = 0;
62
63
64     # 200 $stop;
65 end
```

Part B(Simulation results):




Part C:


Analysis & Synthesis Summary	
Analysis & Synthesis Status	Successful - Thu Dec 12 18:29:47 2024
Quartus II 64-Bit Version	13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition
Revision Name	ca4
Top-level Entity Name	harmonic_sum_calculator
Family	Cyclone II
Total logic elements	96
Total combinational functions	91
Dedicated logic registers	46
Total registers	46
Total pins	32
Total virtual pins	0
Total memory bits	0
Embedded Multiplier 9-bit elements	0
Total PLLs	0

TimeQuest Timing Analyzer Summary	
Quartus II Version	Version 13.0.1 Build 232 ...ice Pack 1 SJ Web Edition
Revision Name	ca4
Device Family	Cyclone II
Device Name	EP2C5T144C6
Timing Models	Final
Delay Model	Combined
Rise/Fall Delays	Unavailable

Floor plan:



Post Synthesis simulation



```

# vlog -vlog01compat -work work +incdir+C:/Users/parsa/Desktop/Programming/python/DLD/temp {C:/Users/parsa/Desktop/Programming/python/DLD/temp/harmonic_sum_calculator.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:08:51 on Dec 12,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/parsa/Desktop/Programming/python/DLD/temp" C:/Users/parsa/Desktop/Programming/python/DLD/temp/harmonic_sum_calculator.v
# -- Compiling module harmonic_sum_calculator
# -- Compiling module rams_sp_rom_1
# -- Compiling module controller
#
# Top level modules:
#     harmonic_sum_calculator
#     controller
# End time: 21:08:51 on Dec 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
#
# vlog -vlog01compat -work work +incdir+C:/Users/parsa/Desktop/Programming/python/DLD/temp {C:/Users/parsa/Desktop/Programming/python/DLD/temp/tb_harmonic_sum_calculator.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:08:51 on Dec 12,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/parsa/Desktop/Programming/python/DLD/temp" C:/Users/parsa/Desktop/Programming/python/DLD/temp/tb_harmonic_sum_calculator.v
# -- Compiling module tb_harmonic_sum_calculator
#
# Top level modules:
#     tb_harmonic_sum_calculator
# End time: 21:08:51 on Dec 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
#
# vsim -t lps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneii_ver -L rtl_work -L work -voptargs="+acc" tb_harmonic_sum_calculator
# vsim -t lps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneii_ver -L rtl_work -L work -voptargs=""+acc" tb_harmonic_sum_calculator
# Start time: 21:08:51 on Dec 12,2024
# Loading work.tb_harmonic_sum_calculator
# Loading work.harmonic_sum_calculator
# Loading work.rams_sp_rom_1
# Loading work.controller
#
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop      : C:/Users/parsa/Desktop/Programming/python/DLD/temp/tb_harmonic_sum_calculator.v(68)
#   Time: 369 ps  Iteration: 0  Instance: /tb_harmonic_sum_calculator
# Break in Module tb_harmonic_sum_calculator at C:/Users/parsa/Desktop/Programming/python/DLD/temp/tb_harmonic_sum_calculator.v line 68

```

VSIM 2>]

Part D:

- **Functional Consistency:**

The functional behavior remained consistent between pre- and post-synthesis simulations, indicating a successful synthesis process.

- **Timing Differences:**

The post-synthesis timing analysis revealed critical paths and timing violations that were not present in the pre-synthesis analysis due to the idealized conditions