
PROJECT REPORT

Parsa KafshduziBukani

CA5



```
module Sequential Divider (
    input [15:0] A,
    input [15:0] B,
    input load_A,
    input load_B,
    input sh1,
    input sh2,
    input inz_0,
    input load_sub,
    input rst, clk,
    output [15:0] Quotient,
    output [15:0] Remainder,
    output [15:0] Re,
    output cout,
    output reg error
);
reg [3:0] count;
reg [15:0] B_reg;
reg [15:0] Quotient_reg;
reg [15:0] Remainder_reg;
wire signed [15:0] subtracted;
wire serial_input;
always @(posedge clk or posedge rst) begin
    if (rst) begin
        B_reg <= 16'd0;
        error <= 0;
    else if (load_B) begin
        B_reg <= B;
        if (B == 16'd0)
            error <= 1;
        else
            error <= 0;
always @(posedge clk or posedge rst) begin
    if (rst)
        Quotient reg <= 16'd0;
```

```
always @(posedge clk or posedge rst) begin
42
         if (rst)
             Quotient_reg <= 16'd0;
44
         else if (load A)
45
             Quotient_reg <= A;
46
         else if (sh1)
47
             Quotient_reg <= {Quotient_reg[14:0], serial_input};
     end
     always @(posedge clk or posedge rst) begin
51
         if (rst)
52
             Remainder_reg <= 16'd0;</pre>
         else if (inz_0)
             Remainder_reg <= 16'd0;</pre>
54
         else if (load sub)
56
             Remainder_reg <= subtracted;</pre>
         else if (sh2)
58
             Remainder_reg <= {Remainder_reg[14:0], Quotient_reg[15]};</pre>
59
     end
60
     always @(posedge clk or posedge rst) begin
62
         if (rst)
             count <= 4'd0;
64
         else if (inz_0)
             count <= 4'd0;
66
         else
67
             count <= count + 1;</pre>
     end
69
     assign cout = &count;
     assign subtracted = {Remainder_reg[14:0], Quotient_reg[15]} - B_reg;
     assign serial_input = subtracted[15] ? 1'b0 : 1'b1;
73
     assign Quotient = Quotient_reg;
     assign Remainder = Remainder_reg;
     assign Re = subtracted;
76
     endmodule
```

```
module Controller (
        input clk, rst, start,
        input [15:0] Re,
        input cout,
        input error,
        output reg load_A, load_B,
        output reg sh1, sh2,
        output reg inz_0,
        output reg load_sub,
        output reg ready
91 );
   parameter [1:0] idle = 2'b00, init = 2'b01, load = 2'b11, dividing = 2'b10;
   reg [1:0] pstate, nstate;
96 always @(pstate, start, Re, cout, error) begin
        nstate = 2'b0;
        {ready, load_A, load_B, sh1, sh2, inz_0, load_sub} = 7'b00000000;
        case(pstate)
            idle: begin
                ready = 1;
                nstate = start ? init : idle;
            end
            init: begin
                nstate = start ? init : load;
            end
            load: begin
                nstate = dividing;
                {load_A, load_B, inz_0} = 3'b111;
            dividing: begin
                nstate = cout ? idle : dividing;
                sh1 = 1;
                sh2 = Re[15] ? 1 : 0;
                load_sub = Re[15] ? 0 : 1;
                if (error)
                    nstate = idle;
            end
    end
    always @(posedge clk or posedge rst) begin
        if (rst)
            pstate <= idle;</pre>
        else
            pstate <= nstate;</pre>
    endmodule
```

```
module Top_Level (
134
         input clk,
135
         input rst,
136
         input start,
137
         input [15:0] A,
138
         input [15:0] B,
139
         output [15:0] Quotient,
         output [15:0] Remainder,
141
         output ready,
142
         output error
143 );
144
wire load_A, load_B, sh1, sh2, inz_0, load_sub;
146 wire cout;
147 wire [15:0] Re;
148
149 Controller controller (
150
         .clk(clk),
151
         .rst(rst),
152
         .start(start),
153
         .Re(Re),
154
         .cout(cout),
155
         .error(error),
         .load_A(load_A),
157
         .load_B(load_B),
158
         .sh1(sh1),
         .sh2(sh2),
160
         .inz_0(inz_0),
161
         .load_sub(load_sub),
162
         .ready(ready)
163 );
164
165 Sequential_Divider sequential_divider (
166
         .A(A),
         .B(B),
168
         .load_A(load_A),
         .load_B(load_B),
169
170
         .sh1(sh1),
         .sh2(sh2),
172
         .inz_0(inz_0),
173
         .load_sub(load_sub),
174
         .rst(rst),
         .clk(clk),
176
         .Quotient(Quotient),
177
         .Remainder(Remainder),
178
         .Re(Re),
          .cout(cout),
180
          .error(error)
181 );
182
     endmodule
```

```
module tb_Controller;
          reg clk;
          reg rst;
 6
          reg start;
          reg [15:0] A;
 8
          reg [15:0] B;
 9
          wire [15:0] Quotient;
10
          wire [15:0] Remainder;
11
12
          wire error;
          wire ready;
13
14
15
          Top_Level uut (
              .clk(clk),
16
17
              .rst(rst),
18
              .start(start),
19
              .A(A),
20
              .B(B),
              .Quotient(Quotient),
21
22
              .Remainder(Remainder),
              .ready(ready),
23
              .error(error)
24
25
          );
26
27
          initial begin
              clk = 0;
28
              forever #5 clk = ~clk;
29
30
          end
31
```

```
initial begin
33
             rst = 1;
             start = 0;
34
35
36
             #10;
             rst = 0;
37
38
             A = 16'd20;
39
             B = 16'd4;
40
41
             start = 1;
             #10;
42
43
             start = 0;
44
45
             #500;
46
             A = 16'd45;
47
             B = 16'd7;
48
49
             start = 1;
             #10;
50
             start = 0;
51
52
             #500;
54
             A = 16'd1;
55
             B = 16'd0;
56
57
             start = 1;
58
             #10;
             start = 0;
59
60
             # 200 $stop;
61
62
         end
     endmodule
```

