
### Parsa KafshduziBukani

# PROJECT REPORT

PRESENTATION

CA4

# Part A:



### Part B (Data Path):

```
module harmonic_sum_calculator (
         input n_en,
         input count_en,
         input add_en,
         input clk,
         input rst,
         input reset_n,
         input [4:0] n,
         output [19:0] sum,
         output comparator_output
11
     wire [15:0] dout;
     reg [19:0] partial_sum;
     reg [4:0] count;
     reg [4:0] n_reg;
     rams_sp_rom_1 rom (
         .clk(clk),
         .rst(rst),
         .address(count),
          .dout(dout)
     assign comparator_output = (rst) ? 0 : (count == n_reg - 1) ? 1 : 0;
     assign sum = (add en) ? partial sum + dout : sum;
     always @(posedge clk or posedge rst) begin
         if (rst)
             count <= 5'd0;
         else if (count_en)
             count <= count + 1;</pre>
     end
     always @(posedge clk or posedge rst) begin
         if (rst)
             partial_sum <= 20'd0;</pre>
         else
             partial_sum <= sum;</pre>
     end
     always @(posedge clk or posedge reset_n) begin
         if (reset_n)
             n_reg <= 5'b0;
         else if (n_en)
             n_reg <= n;</pre>
     end
     endmodule
```

```
module rams sp rom 1 (
         input clk,
         input rst,
         input [4:0] address,
         output [15:0] dout
    );
         (* rom_style = "block" *) reg [19:0] data;
61
         always @(posedge clk, posedge rst) begin
62
            if (rst)
                data <= 20'h00000;
             else begin
                case(address)
                    5'b00000: data <= 16'b111111111111111; // 1/1
                    5'b00001: data <= 16'b10000000000000000; // 1/2
                    5'b00010: data <= 16'b0101010101010101; // 1/3
                    5'b00011: data <= 16'b0100000000000000; // 1/4
                    5'b00100: data <= 16'b0011001100110011; // 1/5
71
                    5'b00101: data <= 16'b0010101010101010; // 1/6
72
                    5'b00110: data <= 16'b0010010010010010; // 1/7
                    5'b00111: data <= 16'b0010000000000000; // 1/8
74
                    5'b01000: data <= 16'b0001110010010010; // 1/9
75
                    5'b01001: data <= 16'b0001100110011001; // 1/10
76
                    5'b01010: data <= 16'b0001011101011101; // 1/11
                    5'b01011: data <= 16'b0001010101010101; // 1/12
                    5'b01100: data <= 16'b0001001110110111; // 1/13
78
79
                    5'b01101: data <= 16'b0001001001001001; // 1/14
                    5'b01110: data <= 16'b0001000100010001; // 1/15
81
                    5'b01111: data <= 16'b0001000000000000; // 1/16
82
                    5'b10000: data <= 16'b0000111100001111; // 1/17
83
                    5'b10001: data <= 16'b0000111001111001; // 1/18
84
                    5'b10010: data <= 16'b0000110111010000; // 1/19
85
                    5'b10011: data <= 16'b0000110011001100; // 1/20
                    87
                endcase
             end
         end
         assign dout = data;
     endmodule
```

# Part B(Controller):


```
module controller(input clk, rst, start, comperator_output, output reg reset_datapath, reset_n, add_en, count_en, n_en);
     parameter [1:0] idle = 2'b00, init = 2'b01, load = 2'b11, adding = 2'b10;
     reg [1:0] pstate, nstate;
     always @(pstate, start, comperator_output) begin
         nstate = 2'b0;
         {reset_datapath, reset_n, add_en, count_en, n_en} = 5'b00000;
         case(pstate)
             idle: nstate = start ? init : idle;
             init: begin
13
                 nstate = start ? init : load;
14
                 reset_n = 1;
             end
             load: begin
                 nstate = adding;
                 reset_datapath = 1;
18
                 reset_n = 0;
                 n_en = 1;
21
             end
             adding: begin
23
                 nstate = comperator_output ? idle : adding;
                 {add_en, count_en} = 2'b11;
25
             end
         endcase
     end
     always @(posedge clk, posedge rst) begin
         if (rst)
31
             pstate <= idle;</pre>
32
         else
             pstate <= nstate;</pre>
     end
     endmodule
```

# Part B(Test Bench):

```
module tb harmonic sum calculator;
      reg clk;
     reg rst;
     wire reset_n;
     reg start;
     reg [4:0] n;
     wire [19:0] sum;
     wire comparator_output;
      wire reset_datapath, add_en, count_en, n_en;
11
     harmonic sum calculator uutHarmonic sum (
13
          .n_en(n_en),
14
          .count_en(count_en),
          .add_en(add_en),
15
16
          .clk(clk),
          .rst(reset datapath),
17
          .reset_n(reset_n),
19
          .n(n),
20
          .sum(sum),
          .comparator output(comparator output)
21
 22
     );
     controller uutController (
          .clk(clk),
25
          .rst(rst),
          .reset_n(reset_n),
28
          .start(start),
          .comperator output(comparator output),
          .reset_datapath(reset_datapath),
 30
31
          .add_en(add_en),
32
          .count_en(count_en),
          .n_en(n_en)
```

```
always #5 clk = ~clk;
     initial begin
         clk = 0;
         rst = 0;
         start = 0;
        n = 5'd0;
40
         rst = 1;
         #8 rst = 0;
42
         // Test case 1: Harmonic sum for n = 3
        n = 5'b00011;
         start = 1;
46
         #21 start = 0;
49
         #50
         // Test case 2: Harmonic sum for n = 5
51
        n = 5'b00101;
         start = 1;
         #10 start = 0;
         #70
         // Test case 3: Harmonic sum for n = 15
        n = 5'b01111;
         start = 1;
60
61
         #10 start = 0;
63
         # 200 $stop;
```

# Part B(Simulation results):



## Part C:

#### Analysis & Synthesis Summary Successful - Thu Dec 12 18:29:47 2024 Analysis & Synthesis Status Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition Revision Name ca4 harmonic\_sum\_calculator Top-level Entity Name Cyclone II Family Total logic elements 96 Total combinational functions 91 Dedicated logic registers Total registers Total pins Total virtual pins Total memory bits Embedded Multiplier 9-bit elements Total PLLs

#### TimeQuest Timing Analyzer Summary

Quartus II Version Version 13.0.1 Build 232 ...ice Pack 1 SJ Web Edition

0

Revision Name ca4

Device Family Cyclone II


Device Name EP2C5T144C6

Final Timing Models


Combined Delay Model

Unavailable Rise/Fall Delays

### Floor plan:



### **Post Synthesis simulation**



```
# Viog -Vioguicompat -work work +incair+c:/users/parsa/uesktop/rrogramming/python/ulu/temp {c:/users/parsa/uesktop/rrogramming/python/ulu/temp/narmonic sum caiculator.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:08:51 on Dec 12,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/parsa/Desktop/Programming/python/DLD/temp" C:/Users/parsa/Desktop/Programming/python/DLD/temp/harmonic sum calculator.v
# -- Compiling module harmonic sum calculator
# -- Compiling module rams sp rom 1
# -- Compiling module controller
# Top level modules:
       harmonic sum calculator
       controller
# End time: 21:08:51 on Dec 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/parsa/Desktop/Programming/python/DLD/temp {C:/Users/parsa/Desktop/Programming/python/DLD/temp/tb harmonic sum calculator.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:08:51 on Dec 12,2024
# vlog -reportprogress 300 -vlog0lcompat -work work "+incdir+C:/Users/parsa/Desktop/Programming/python/DLD/temp" C:/Users/parsa/Desktop/Programming/python/DLD/temp/tb harmonic sum calculator.v
# -- Compiling module tb harmonic sum calculator
# Top level modules:
        tb harmonic sum calculator
# End time: 21:08:51 on Dec 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -t lps -L altera ver -L lpm ver -L sgate ver -L altera mf ver -L altera lnsim ver -L cycloneii ver -L rtl work -Voptargs="+acc" tb harmonic sum calculator
# vsim -t lps -L altera ver -L lpm ver -L sgate ver -L altera mf ver -L altera lnsim ver -L cycloneii ver -L rtl work -L work -voptargs=""+acc"" tb harmonic sum calculator
# Start time: 21:08:51 on Dec 12,2024
# Loading work.tb harmonic sum calculator
# Loading work.harmonic sum calculator
# Loading work.rams sp rom 1
# Loading work.controller
# add wave *
# view structure
# .main pane.structure.interior.cs.body.struct
# view signals
# .main pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop : C:/Users/parsa/Desktop/Programming/python/DLD/temp/tb harmonic sum calculator.v(68)
# Time: 369 ps Iteration: 0 Instance: /tb harmonic sum calculator
# Break in Module to harmonic sum calculator at C:/Users/parsa/Desktop/Programming/python/DLD/temp/to harmonic sum calculator.v line 68
```

VSIM 2>]

## Part D:

### • Functional Consistency:

The functional behavior remained consistent between pre- and post-synthesis simulations, indicating a successful synthesis process.

### Timing Differences:

The post-synthesis timing analysis revealed critical paths and timing violations that were not present in the pre-synthesis analysis due to the idealized conditions