




PROJECT REPORT

Parsa KafshduziBukani

CA5




```

3  module Sequential_Divider (
4      input [15:0] A,
5      input [15:0] B,
6      input load_A,
7      input load_B,
8      input sh1,
9      input sh2,
10     input inz_0,
11     input load_sub,
12     input rst, clk,
13     output [15:0] Quotient,
14     output [15:0] Remainder,
15     output [15:0] Re,
16     output cout,
17     output reg error
18 );
19
20 reg [3:0] count;
21 reg [15:0] B_reg;
22 reg [15:0] Quotient_reg;
23 reg [15:0] Remainder_reg;
24 wire signed [15:0] subtracted;
25 wire serial_input;
26
27 always @(posedge clk or posedge rst) begin
28     if (rst) begin
29         B_reg <= 16'd0;
30         error <= 0;
31     end
32     else if (load_B) begin
33         B_reg <= B;
34         if (B == 16'd0)
35             error <= 1;
36         else
37             error <= 0;
38     end
39 end
40
41 always @(posedge clk or posedge rst) begin
42     if (rst)
43         Quotient_reg <= 16'd0;

```

```

41     always @(posedge clk or posedge rst) begin
42         if (rst)
43             Quotient_reg <= 16'd0;
44         else if (load_A)
45             Quotient_reg <= A;
46         else if (sh1)
47             Quotient_reg <= {Quotient_reg[14:0], serial_input};
48     end
49
50     always @(posedge clk or posedge rst) begin
51         if (rst)
52             Remainder_reg <= 16'd0;
53         else if (inz_0)
54             Remainder_reg <= 16'd0;
55         else if (load_sub)
56             Remainder_reg <= subtracted;
57         else if (sh2)
58             Remainder_reg <= {Remainder_reg[14:0], Quotient_reg[15]};
59     end
60
61     always @(posedge clk or posedge rst) begin
62         if (rst)
63             count <= 4'd0;
64         else if (inz_0)
65             count <= 4'd0;
66         else
67             count <= count + 1;
68     end
69
70     assign cout = &count;
71     assign subtracted = {Remainder_reg[14:0], Quotient_reg[15]} - B_reg;
72     assign serial_input = subtracted[15] ? 1'b0 : 1'b1;
73
74     assign Quotient = Quotient_reg;
75     assign Remainder = Remainder_reg;
76     assign Re = subtracted;
77
78 endmodule

```

```

81 module Controller (
82     input clk, rst, start,
83     input [15:0] Re,
84     input cout,
85     input error,
86     output reg load_A, load_B,
87     output reg sh1, sh2,
88     output reg inz_0,
89     output reg load_sub,
90     output reg ready
91 );
92
93 parameter [1:0] idle = 2'b00, init = 2'b01, load = 2'b11, dividing = 2'b10;
94 reg [1:0] pstate, nstate;
95
96 always @(pstate, start, Re, cout, error) begin
97     nstate = 2'b0;
98     {ready, load_A, load_B, sh1, sh2, inz_0, load_sub} = 7'b0000000;
99
100     case(pstate)
101     idle: begin
102         ready = 1;
103         nstate = start ? init : idle;
104     end
105     init: begin
106         nstate = start ? init : load;
107     end
108     load: begin
109         nstate = dividing;
110         {load_A, load_B, inz_0} = 3'b111;
111     end
112     dividing: begin
113         nstate = cout ? idle : dividing;
114         sh1 = 1;
115         sh2 = Re[15] ? 1 : 0;
116         load_sub = Re[15] ? 0 : 1;
117         if (error)
118             nstate = idle;
119     end
120     endcase
121 end
122
123 always @(posedge clk or posedge rst) begin
124     if (rst)
125         pstate <= idle;
126     else
127         pstate <= nstate;
128 end
129
130 endmodule

```

```

133 module Top_Level (
134     input clk,
135     input rst,
136     input start,
137     input [15:0] A,
138     input [15:0] B,
139     output [15:0] Quotient,
140     output [15:0] Remainder,
141     output ready,
142     output error
143 );
144
145 wire load_A, load_B, sh1, sh2, inz_0, load_sub;
146 wire cout;
147 wire [15:0] Re;
148
149 Controller controller (
150     .clk(clk),
151     .rst(rst),
152     .start(start),
153     .Re(Re),
154     .cout(cout),
155     .error(error),
156     .load_A(load_A),
157     .load_B(load_B),
158     .sh1(sh1),
159     .sh2(sh2),
160     .inz_0(inz_0),
161     .load_sub(load_sub),
162     .ready(ready)
163 );
164
165 Sequential_Divider sequential_divider (
166     .A(A),
167     .B(B),
168     .load_A(load_A),
169     .load_B(load_B),
170     .sh1(sh1),
171     .sh2(sh2),
172     .inz_0(inz_0),
173     .load_sub(load_sub),
174     .rst(rst),
175     .clk(clk),
176     .Quotient(Quotient),
177     .Remainder(Remainder),
178     .Re(Re),
179     .cout(cout),
180     .error(error)
181 );
182
183 endmodule

```

```

3  module tb_Controller;
4
5      reg clk;
6      reg rst;
7      reg start;
8      reg [15:0] A;
9      reg [15:0] B;
10     wire [15:0] Quotient;
11     wire [15:0] Remainder;
12     wire error;
13     wire ready;
14
15     Top_Level uut (
16         .clk(clk),
17         .rst(rst),
18         .start(start),
19         .A(A),
20         .B(B),
21         .Quotient(Quotient),
22         .Remainder(Remainder),
23         .ready(ready),
24         .error(error)
25     );
26
27     initial begin
28         clk = 0;
29         forever #5 clk = ~clk;
30     end
31

```

```

32     initial begin
33         rst = 1;
34         start = 0;
35
36         #10;
37         rst = 0;
38
39         A = 16'd20;
40         B = 16'd4;
41         start = 1;
42         #10;
43         start = 0;
44
45         #500;
46
47         A = 16'd45;
48         B = 16'd7;
49         start = 1;
50         #10;
51         start = 0;
52
53         #500;
54
55         A = 16'd1;
56         B = 16'd0;
57         start = 1;
58         #10;
59         start = 0;
60
61         # 200 $stop;
62     end
63
64 endmodule

```

