



Fpga - HW3

University: Shiraz University

Course: FPGA

Student: Parsa Haghighatgoo – 40030644

Assignment Title: Fpaga - HW3

1 Question One: Divisibility by 3 LSB-first Mealy FSM

Design a finite state machine (FSM) that receives the bits of a binary number **sequentially starting from the LSB** (least significant bit). The FSM must output:

$$\text{REM} = \begin{cases} 0 & \text{if the number is divisible by 3} \\ 1 & \text{otherwise} \end{cases}$$

The implementation must be **Mealy form**, and the Verilog code must not use the modulo operator (%) in the synthesizable design.

2 Key Idea and Mathematical Background

Let the input bits arrive as b_0, b_1, b_2, \dots where b_0 is the LSB. After receiving k bits, the partial value is:

$$N_k = \sum_{i=0}^{k-1} b_i 2^i$$

We need to track the remainder:

$$r_k = N_k \bmod 3$$

When the next bit b_k arrives, the new value becomes:

$$N_{k+1} = N_k + b_k 2^k \Rightarrow r_{k+1} = (r_k + b_k(2^k \bmod 3)) \bmod 3$$

Since:

$$2^0 \bmod 3 = 1, 2^1 \bmod 3 = 2, 2^2 \bmod 3 = 1, 2^3 \bmod 3 = 2, \dots$$

the weight $(2^k \bmod 3)$ **alternates** between 1 and 2 for even/odd bit positions.

2.1 State Variables

Therefore the FSM must remember:

- The current remainder $r \in \{0, 1, 2\}$
- The parity of the current bit position $p \in \{0, 1\}$:

- $p = 0$: next weight is 1 (even index)
- $p = 1$: next weight is 2 (odd index)

Total states = $3 \times 2 = 6$. Each state can be labeled as (p, r) .

3 FSM Transition Logic (LSB-first)

Let the input bit be $x \in \{0, 1\}$. Then:

$$r^+ = \begin{cases} (r + x) \bmod 3 & p = 0 \text{ (weight 1)} \\ (r + 2x) \bmod 3 & p = 1 \text{ (weight 2)} \end{cases} \quad p^+ = \bar{p}$$

So the parity toggles each time a bit is consumed.

3.1 Mealy Output

This design is **Mealy**, so the output depends on the **current state and the current input**. We compute the next remainder r^+ combinationaly and output:

$$\text{REM} = \begin{cases} 0 & r^+ = 0 \\ 1 & r^+ \neq 0 \end{cases}$$

Meaning: REM reflects whether the number is divisible by 3 **after consuming the current input bit**.

4 Verilog Implementation

The module encodes the state as:

$$\text{state} = \{\text{parity}, \text{rem}[1:0]\}$$

where **rem** is 0,1,2 and **parity** selects whether the next weight is 1 or 2.

4.1 Design Module (div3_lsb_mealy.v)

```

1 // -----
2 // div3_lsb_mealy: Mealy FSM that checks divisibility by 3
3 // Bits are received LSB first (one per clock).
4 // REM = 0 if divisible by 3 after the current bit is consumed,
5 // REM = 1 otherwise.
6 // -----
7 module div3_lsb_mealy (
8     input  wire clk,
9     input  wire rst,      // synchronous active-high reset
10    input  wire bit_in,   // incoming bit, LSB first

```

```

11  output wire REM          // 0 if divisible by 3, 1 otherwise
12  );
13
14  // State = {parity, rem[1:0]}
15  // parity=0 => next bit weight is 1 (even index)
16  // parity=1 => next bit weight is 2 (odd index)
17  reg [2:0] state, next_state;
18
19  wire parity = state[2];
20  wire [1:0] rem = state[1:0];
21
22  // Compute next remainder based on parity (weight 1 or 2)
23  reg [1:0] next_rem;
24
25  always @(*) begin
26      // default
27      next_rem = rem;
28
29      if (!parity) begin
30          // weight = 1: next_rem = (rem + bit_in) mod 3
31          case ({rem, bit_in})
32              3'b00_0: next_rem = 2'd0;
33              3'b00_1: next_rem = 2'd1;
34              3'b01_0: next_rem = 2'd1;
35              3'b01_1: next_rem = 2'd2;
36              3'b10_0: next_rem = 2'd2;
37              3'b10_1: next_rem = 2'd0;
38              default: next_rem = 2'd0; // not used
39          endcase
40      end else begin
41          // weight = 2: next_rem = (rem + 2*bit_in) mod 3
42          case ({rem, bit_in})
43              3'b00_0: next_rem = 2'd0;
44              3'b00_1: next_rem = 2'd2;
45              3'b01_0: next_rem = 2'd1;
46              3'b01_1: next_rem = 2'd0; // 1+2=3 -> 0
47              3'b10_0: next_rem = 2'd2;
48              3'b10_1: next_rem = 2'd1; // 2+2=4 -> 1
49              default: next_rem = 2'd0; // not used
50          endcase
51      end
52
53      // Toggle parity each consumed bit
54      next_state = {~parity, next_rem};
55  end
56
57  // Mealy output depends on current state + input via next_rem

```

```

58     assign REM = (next_rem == 2'd0) ? 1'b0 : 1'b1;
59
60     // State register
61     always @(posedge clk) begin
62         if (rst)
63             state <= 3'b0_00; // parity=0, rem=0
64         else
65             state <= next_state;
66     end
67
68 endmodule

```

4.2 Testbench (tb_div3_lsb_mealy.v)

The testbench feeds numbers LSB-first and checks correctness. Note that using % is allowed inside the **testbench** (not synthesizable logic).

```

1 module tb_div3_lsb_mealy;
2
3     reg clk = 0;
4     reg rst = 1;
5     reg bit_in = 0;
6     wire REM;
7
8     div3_lsb_mealy dut(
9         .clk(clk),
10        .rst(rst),
11        .bit_in(bit_in),
12        .REM(REM)
13    );
14
15    always #5 clk = ~clk;
16
17    task feed_number;
18        input integer value;
19        input integer nbits;
20        integer i;
21        integer expected;
22        begin
23            // feed LSB first
24            for (i = 0; i < nbits; i = i + 1) begin
25                bit_in = (value >> i) & 1;
26                @(posedge clk);
27            end
28            expected = (value % 3 != 0); // REM=1 if not divisible
29            if (REM !== expected[0]) begin
30                $display("FAIL value=%0d expected REM=%0d got REM=%0d", value,

```

```

    expected, REM);
31         $stop;
32     end else begin
33         $display("PASS value=%0d REM=%0d", value, REM);
34     end
35 end
36 endtask
37
38 initial begin
39     // reset
40     @(posedge clk);
41     rst = 1;
42     @(posedge clk);
43     rst = 0;
44
45     // try a bunch
46     feed_number(0, 1);
47     feed_number(3, 2);
48     feed_number(6, 3);
49     feed_number(7, 3);
50     feed_number(12, 4);
51     feed_number(13, 4);
52     feed_number(21, 5);
53     feed_number(22, 5);
54
55     // brute small range
56     begin : brute
57         integer v;
58         for (v = 0; v < 64; v = v + 1) begin
59             rst = 1; @(posedge clk); rst = 0;
60             feed_number(v, 6);
61         end
62     end
63
64     $display("ALL TESTS PASSED");
65     $finish;
66 end
67
68 endmodule

```

5 FSM




Figure 1: Mealy FSM for checking divisibility by 3 with LSB-first input. States encode (parity, remainder). Edge labels are `bit_in/REM`.

6 Simulation Results and Output Analysis

6.1 Behavioral Simulation Waveform

Figure 2 shows the functional (behavioral) simulation. Important observations:

- `bit_in` changes once per cycle to present the next LSB-first bit.
- Because this is a **Mealy** FSM, `REM` is computed from the **current input** and the **current state**, so it can change **within the same cycle** after `bit_in` changes.
- The final value of `REM` after the last bit of a number indicates whether the complete number is divisible by 3.




Figure 2: Behavioral simulation waveform for `div3_lsb_mealy`. The REM output reflects divisibility by 3 after consuming the current bit (Mealy behavior).

6.2 Implementation / Utilization (Optional but Included)

Figure 3 shows the Vivado utilization summary for the synthesized module. The design is very small (as expected for a 6-state FSM). In the shown run, the utilization includes approximately:

- Slice LUTs: 2
- Slice Registers: 3
- Bonded IOB: 4 (clk, rst, bit_in inputs + REM output)
- BUFG: 1 (clock buffer)




Figure 3: Vivado device view and utilization report for the synthesized FSM.

6.3 Schematic View (Optional but Included)

Figure 4 shows the schematic generated by the tool, confirming the implementation consists of a small amount of combinational logic (LUTs) plus flip-flops for the state register.




Figure 4: Schematic of the synthesized div3_lsb_mealy module (state FFs + LUT logic).

7 Conclusion

A Mealy FSM was designed to check divisibility by 3 for a binary number streamed **LSB-first**. Because the weights $2^k \bmod 3$ alternate between 1 and 2, the FSM tracks both the remainder modulo 3 and the parity of the bit position, resulting in 6 states. The Verilog implementation avoids the modulo operator in synthesizable logic and produces correct results in simulation.

8 Question 2(a): Clock Enable Generator without DCM

8.1 Problem Statement

The goal of this part is to design a hardware module that generates a **clock enable (CE)** signal using:

- a single system clock,
- an arbitrary 8-bit input value,
- **no DCM/PLL**, and
- **no gated clock**.

The generated CE signal must allow a target module, operating on the same system clock, to run at a speed from **1 to 256 times slower** than the maximum speed (i.e., the case where the module is active on every clock cycle).

8.2 Design Approach

Because clock gating is not allowed, the system clock must be distributed unchanged to all modules. The required slowdown is achieved by asserting a **clock enable (CE)** signal periodically. The target module executes its logic only when CE is asserted, while still using the main system clock.

An 8-bit input value `div` is used to control the slowdown factor. The relationship is defined as:

$$\text{Slowdown Factor} = \text{div} + 1$$

This mapping ensures:

- $\text{div} = 0 \Rightarrow$ CE asserted every clock cycle ($1\times$ slowdown)
- $\text{div} = 255 \Rightarrow$ CE asserted every 256 cycles ($256\times$ slowdown)

This choice avoids division by zero and provides the full required range.

8.3 Clock Enable Generation Logic

The CE signal is generated using a simple synchronous counter:

- The counter increments on every rising edge of the system clock.
- When the counter reaches the value `div`, a one-cycle CE pulse is generated.
- The counter is then reset to zero and the process repeats.

The CE signal is therefore a **single-clock-wide pulse** occurring every $(div+1)$ clock cycles.

8.4 Clock Enable Generator Verilog Module

```

1 // -----
2 // Clock Enable Generator (1x to 256x slowdown)
3 // -----
4 module ce_gen_1_to_256 (
5     input wire      clk,
6     input wire      rst,        // synchronous active-high reset
7     input wire [7:0] div,        // 0..255 -> enable every (div+1) cycles
8     output reg      ce          // one-cycle-wide enable pulse
9 );
10    reg [7:0] cnt;
11
12    always @(posedge clk) begin
13        if (rst) begin
14            cnt <= 8'd0;
15            ce  <= 1'b0;
16        end else begin
17            if (cnt == div) begin
18                cnt <= 8'd0;
19                ce  <= 1'b1;
20            end else begin
21                cnt <= cnt + 8'd1;
22                ce  <= 1'b0;
23            end
24        end
25    end
26 endmodule

```

8.5 Target Module Using Clock Enable

To demonstrate correct operation, a simple counter is used as a target module. The counter increments only when CE is asserted, while still using the same system clock.

```

1 // -----
2 // Example target module using CE (slow counter)
3 // -----
4 module slow_counter (
5     input wire      clk,
6     input wire      rst,

```

```

7   input wire      ce,
8   output reg [7:0] q
9 );
10  always @(posedge clk) begin
11      if (rst)
12          q <= 8'd0;
13      else if (ce)
14          q <= q + 8'd1;
15  end
16 endmodule

```

8.6 Simulation and Output Analysis

Figure 5 shows the behavioral simulation of the clock enable generator together with the target counter.

Key observations:

- The system clock `clk` runs continuously and is never gated.
- The CE signal is a single-cycle pulse.
- When `div` is increased, the spacing between CE pulses increases accordingly.
- The target counter increments only on cycles where CE is asserted, confirming that the effective operating speed is reduced.




Figure 5: Behavioral simulation showing the clock enable signal and the slowed target counter for different values of div .

8.7 Discussion

This design satisfies all problem constraints:

- No clock gating is used.
- No DCM or PLL is required.
- The system clock is shared by all modules.
- The slowdown factor is programmable from $1\times$ to $256\times$ using an 8-bit input.

The solution is fully synthesizable and scales efficiently, using only a small counter and simple comparison logic.

8.8 Conclusion

A configurable clock enable generator was successfully designed to control the effective operating speed of a target module without modifying the system clock. Simulation results confirm correct timing behavior and proper slowdown over the full required range.

9 Question 2(b): Adjustable-Speed Counter Using Clock Enable

9.1 Problem Statement

Using the clock enable generator designed in Question 2(a), the objective of this part is to design a counter whose effective counting speed can be adjusted. The counter must:

- operate using the same system clock,
- avoid clock gating,
- use the generated clock enable (CE) signal to control speed.

9.2 Design Approach

The adjustable-speed counter is implemented by combining two modules:

1. the clock enable generator from Question 2(a), and
2. a synchronous counter that updates only when CE is asserted.

The system clock is distributed unchanged to both modules. The clock enable signal determines when the counter is allowed to increment, effectively controlling the counting speed without modifying the clock itself.

The slowdown factor is defined as:

$$\text{Counting Period} = (\text{div} + 1) \times T_{\text{clk}}$$

where `div` is the 8-bit control input and T_{clk} is the system clock period.

9.3 Adjustable-Speed Counter Implementation

The top-level module instantiates the CE generator and uses the CE signal to enable the counter update.

```
1 // -----  
2 // Adjustable-Speed Counter using Clock Enable  
3 // -----  
4 module adjustable_counter #(  
5     parameter WIDTH = 8  
6 )(  
7     input wire      clk,  
8     input wire      rst,      // synchronous active-high reset  
9     input wire [7:0] div,      // speed control  
10    output reg [WIDTH-1:0] count,  
11    output wire      ce_out    // exposed for observation  
12 );  
13
```

```

14  wire ce;
15
16  // Clock enable generator from Part (a)
17  ce_gen_1_to_256 u_ce (
18      .clk(clk),
19      .rst(rst),
20      .div(div),
21      .ce(ce)
22  );
23
24  // Counter updates only when CE is asserted
25  always @(posedge clk) begin
26      if (rst)
27          count <= {WIDTH{1'b0}};
28      else if (ce)
29          count <= count + 1'b1;
30  end
31
32  assign ce_out = ce;
33
34  endmodule

```

9.4 Simulation Results and Analysis

Figure 6 shows the behavioral simulation of the adjustable-speed counter.

From the waveform, the following observations can be made:

- The system clock runs continuously and is never gated.
- The clock enable signal is asserted periodically based on the value of `div`.
- The counter increments only on clock cycles where CE is high.
- Increasing `div` increases the spacing between counter updates, demonstrating adjustable speed.




Figure 6: Behavioral simulation of the adjustable-speed counter showing the relationship between CE pulses and counter increments.

9.5 Schematic and Resource Utilization

Figure 7 shows the synthesized schematic of the design. The structure clearly consists of a clock enable generator and a counter connected by enable logic, with a single shared clock.

Figure 8 presents the resource utilization summary. The design uses a small number of LUTs and registers, demonstrating an efficient implementation.




Figure 7: Synthesized schematic of the adjustable-speed counter.




Figure 8: Resource utilization report for the adjustable-speed counter.

9.6 Conclusion

An adjustable-speed counter was successfully designed using the clock enable generator from Question 2(a). The counter operates on a fixed system clock and achieves speed control solely through a clock enable signal, satisfying all problem constraints. Simulation and synthesis results confirm correct functionality and efficient resource usage.

10 Question 3: FIFO Using Two Stacks

10.1 Problem Statement

The goal of this question is to design and implement a **parameterized FIFO (First-In First-Out) buffer** using **only two stack modules**, namely **StackA** and **StackB**. Implementing a FIFO as a circular buffer or using FIFO/RAM IP cores is not allowed.

The FIFO must satisfy:

- **FIFO order:** data written first must be read first.
- **Transfer on read:** on a read request, if the output stack is empty, transfer data from the input stack to the output stack while preserving FIFO order.
- **Synchronous operation:** all operations are synchronous to the system clock.
- **No gated clocks.**

10.2 Design Approach

The design follows the standard two-stack FIFO technique:

- **StackA (input stack):** all writes (**wr_en**) push into StackA.
- **StackB (output stack):** all reads (**rd_en**) pop from StackB.

10.2.1 Operating Principle

1. **Write (enqueue):** push the incoming data into StackA.
2. **Read (dequeue):**
 - If StackB is not empty, pop from StackB (fast path).
 - If StackB is empty and StackA has data, transfer elements from StackA to StackB: repeatedly pop StackA and push into StackB until StackA becomes empty.

Transferring from StackA to StackB reverses the order once, which ensures that the **oldest element becomes the top of StackB**. Therefore, popping StackB returns data in **FIFO order**.

10.2.2 Control Logic (FSM)

Because stack operations are synchronous, a small FSM is used to coordinate:

- accepting read and write requests,
- multi-cycle transfer from StackA to StackB when required,
- producing output data and a one-cycle **rd.valid** pulse.

All control signals are registered on the rising edge of the system clock, and no gated clocks are used.

10.3 Module Descriptions

10.3.1 Stack Modules

The FIFO instantiates exactly two stacks: **StackA** and **StackB**. Each stack is parameterized by data width and depth, and supports synchronous push/pop along with **empty** and **full** flags.

```
1 'timescale 1ns/1ps
2 module StackA #(
3     parameter WIDTH = 8,
4     parameter DEPTH = 16
5 )
6     input wire      clk,
7     input wire      rst,
8     input wire      push,
9     input wire      pop,
10    input wire [WIDTH-1:0] din,
11    output reg [WIDTH-1:0] dout,
12    output wire      empty,
13    output wire      full
14 );
15     localparam AW = $clog2(DEPTH);
16
17     reg [WIDTH-1:0] mem [0:DEPTH-1];
18     reg [AW:0]      sp; // 0..DEPTH
19
20     assign empty = (sp == 0);
21     assign full  = (sp == DEPTH);
22
23     always @(posedge clk) begin
24         if (rst) begin
25             sp    <= 0;
26             dout <= 0;
27         end else begin
28             case ({(push && !full), (pop && !empty)})
29                 2'b10: begin // push only
30                     mem[sp] <= din;
31                     sp      <= sp + 1;
32                 end
33                 2'b01: begin // pop only
34                     dout <= mem[sp-1];
35                     sp   <= sp - 1;
36                 end
37                 2'b11: begin // push and pop together => replace top, sp
```

```

unchanged
38         dout      <= mem[sp-1];
39         mem[sp-1] <= din;
40         sp        <= sp;
41     end
42     default: begin
43         sp <= sp;
44     end
45 endcase
46 end
47 end
48 endmodule

```

```

1  `timescale 1ns/1ps
2  module StackB #(
3      parameter WIDTH = 8,
4      parameter DEPTH = 16
5  )(
6      input  wire      clk,
7      input  wire      rst,
8      input  wire      push,
9      input  wire      pop,
10     input  wire [WIDTH-1:0] din,
11     output reg [WIDTH-1:0] dout,
12     output wire      empty,
13     output wire      full
14 );
15     localparam AW = $clog2(DEPTH);
16
17     reg [WIDTH-1:0] mem [0:DEPTH-1];
18     reg [AW:0]      sp;
19
20     assign empty = (sp == 0);
21     assign full  = (sp == DEPTH);
22
23     always @(posedge clk) begin
24         if (rst) begin
25             sp  <= 0;
26             dout <= 0;
27         end else begin
28             case ({(push && !full), (pop && !empty)})
29                 2'b10: begin
30                     mem[sp] <= din;
31                     sp      <= sp + 1;
32                 end
33                 2'b01: begin
34                     dout <= mem[sp-1];
35                     sp   <= sp - 1;

```

```

36         end
37         2'b11: begin
38             dout      <= mem[sp-1];
39             mem[sp-1] <= din;
40             sp        <= sp;
41         end
42         default: begin
43             sp <= sp;
44         end
45     endcase
46 end
47 end
48 endmodule

```

10.3.2 FIFO Wrapper (Two Stacks)

The FIFO wrapper instantiates StackA and StackB and implements the FSM and transfer logic described above.

```

1  'timescale 1ns/1ps
2  module fifo_two_stacks #(
3      parameter WIDTH = 8,
4      parameter DEPTH = 16
5  )(
6      input  wire      clk,
7      input  wire      rst,
8      input  wire      wr_en,
9      input  wire      rd_en,
10     input  wire [WIDTH-1:0] din,
11     output reg [WIDTH-1:0] dout,
12     output reg      rd_valid,
13     output wire      empty,
14     output wire      full
15 );
16
17     // stack signals (REGISTERED, single driver)
18     reg      pushA, popA, pushB, popB;
19     reg [WIDTH-1:0] dinA, dinB;
20     wire [WIDTH-1:0] doutA, doutB;
21     wire      emptyA, fullA, emptyB, fullB;
22
23     StackA #(.WIDTH(WIDTH), .DEPTH(DEPTH)) uA (
24         .clk(clk), .rst(rst),
25         .push(pushA), .pop(popA),
26         .din(dinA), .dout(doutA),
27         .empty(emptyA), .full(fullA)
28     );
29

```

```

30 StackB #(.WIDTH(WIDTH), .DEPTH(DEPTH)) uB (
31     .clk(clk), .rst(rst),
32     .push(pushB), .pop(popB),
33     .din(dinB), .dout(doutB),
34     .empty(emptyB), .full(fullB)
35 );
36
37 // FIFO occupancy count enforces total depth = DEPTH
38 localparam CW = $clog2(DEPTH+1);
39 reg [CW-1:0] count;
40
41 assign empty = (count == 0);
42 assign full  = (count == DEPTH);
43
44 // FSM
45 localparam [1:0]
46     S_IDLE      = 2'd0,
47     S_XFER_POPA = 2'd1,
48     S_XFER_PUSHB = 2'd2,
49     S_READ_CAP  = 2'd3;
50
51 reg [1:0] state;
52 reg [WIDTH-1:0] xfer_data;
53
54 always @(posedge clk) begin
55     if (rst) begin
56         state    <= S_IDLE;
57         count    <= 0;
58         dout     <= 0;
59         rd_valid <= 0;
60
61         pushA <= 0; popA <= 0; dinA <= 0;
62         pushB <= 0; popB <= 0; dinB <= 0;
63
64         xfer_data <= 0;
65     end else begin
66         // defaults each cycle
67         pushA <= 0; popA <= 0;
68         pushB <= 0; popB <= 0;
69         dinA  <= din;
70         dinB  <= xfer_data;
71
72         rd_valid <= 1'b0;
73
74         // do enqueue/dequeue bookkeeping only when truly accepted
75         // (we can accept wr and rd in same cycle in IDLE if no transfer
needed)

```

```

76
77     case (state)
78         S_IDLE: begin
79             // write
80             if (wr_en && !full) begin
81                 pushA <= 1'b1;
82                 dinA  <= din;
83                 count <= count + 1;
84             end
85
86             // read
87             if (rd_en && !empty) begin
88                 if (!emptyB) begin
89                     popB <= 1'b1;
90                     count <= count - 1;
91                     state <= S_READ_CAP;
92                 end else begin
93                     // need transfer first (A must have data because FIFO
not empty)
94                     state <= S_XFER_POPA;
95                 end
96             end
97         end
98
99         // pop from A (produces doutA next cycle)
100        S_XFER_POPA: begin
101            if (!emptyA && !fullB) begin
102                popA <= 1'b1;
103                state <= S_XFER_PUSHB;
104            end else begin
105                state <= S_IDLE;
106            end
107        end
108
109        // capture doutA and push into B; loop until A empty
110        S_XFER_PUSHB: begin
111            xfer_data <= doutA;
112            pushB      <= 1'b1;
113            dinB       <= doutA;
114
115            if (!emptyA) state <= S_XFER_POPA;
116            else         state <= S_IDLE;
117        end
118
119        // capture popped data from B
120        S_READ_CAP: begin
121            dout      <= doutB;

```

```

122         rd_valid <= 1'b1;
123         state    <= S_IDLE;
124     end
125
126     default: state <= S_IDLE;
127 endcase
128 end
129 end
130
131 endmodule

```

10.3.3 Testbench

A self-checking testbench was created to validate FIFO behavior. It writes a known sequence (e.g., 1..8) and then reads back the same number of elements, verifying that the output order matches the input order.

```

1  `timescale 1ns/1ps
2
3  module tb_fifo_two_stacks;
4
5      reg clk;
6      reg rst;
7
8      reg wr_en;
9      reg rd_en;
10     reg [7:0] din;
11
12     wire [7:0] dout;
13     wire rd_valid;
14     wire empty;
15     wire full;
16
17     fifo_two_stacks #(.WIDTH(8), .DEPTH(8)) dut (
18         .clk(clk),
19         .rst(rst),
20         .wr_en(wr_en),
21         .rd_en(rd_en),
22         .din(din),
23         .dout(dout),
24         .rd_valid(rd_valid),
25         .empty(empty),
26         .full(full)
27     );
28
29     initial clk = 0;
30     always #5 clk = ~clk;

```

```

31
32 task do_write(input [7:0] v);
33 begin
34     @(posedge clk);
35     wr_en <= 1'b1;
36     din    <= v;
37     @(posedge clk);
38     wr_en <= 1'b0;
39     din    <= 8'h00;
40 end
41 endtask
42
43 task do_read;
44 begin
45     @(posedge clk);
46     rd_en <= 1'b1;
47     @(posedge clk);
48     rd_en <= 1'b0;
49 end
50 endtask
51
52 initial begin
53     wr_en = 0;
54     rd_en = 0;
55     din   = 0;
56
57     rst = 1;
58     repeat(3) @(posedge clk);
59     rst = 0;
60
61     // Write values: expect FIFO read order 11,22,33,44,55,66
62     do_write(8'd11);
63     do_write(8'd22);
64     do_write(8'd33);
65     do_write(8'd44);
66
67     // Read 2 values (11,22)
68     do_read();
69     do_read();
70
71     // Write 2 more (55,66)
72     do_write(8'd55);
73     do_write(8'd66);
74
75     // Read remaining
76     repeat(10) do_read();
77

```



```

78     repeat(10) @(posedge clk);
79     $stop;
80 end
81
82 always @(posedge clk) begin
83     if (rd_valid) begin
84         $display("READ: %0d", dout);
85     end
86 end
87
88 endmodule

```

10.4 Simulation Results

Figure 9 shows the behavioral simulation waveform. The sequence written to the FIFO is observed at the output in the same order, confirming correct FIFO behavior. The `rd_valid` signal asserts for one clock cycle whenever a valid output word is produced.




Figure 9: Behavioral simulation waveform of the FIFO implemented using two stacks.

10.5 Synthesis and Implementation Results

10.5.1 Resource Utilization

Figure 10 shows the Vivado utilization report. The design uses only logic resources (LUTs and registers) and does not use any FIFO/RAM IP cores.

The image shows the Vivado Utilization report for a design named 'utilization_1'. The report is displayed in a table format with the following columns: Name, Slice LUTs (303600), Slice Registers (607200), Slice (75900), LUT as Logic (303600), LUT as Memory (130800), Bonded IOB (600), and BUFGCTRL (32). The hierarchy on the left shows 'Slice Logic' expanded, with 'Slice LUTs (<1%)' and 'LUT as Memory' further expanded. The main table lists the following components and their resource usage:

Name	Slice LUTs (303600)	Slice Registers (607200)	Slice (75900)	LUT as Logic (303600)	LUT as Memory (130800)	Bonded IOB (600)	BUFGCTRL (32)
fifo_two_stacks	58	62	21	42	16	23	1
uA (StackA)	21	13	6	13	8	0	0
uB (StackB)	31	13	10	23	8	0	0

Figure 10: Resource utilization for the two-stack FIFO (Vivado report).

10.5.2 Schematic View

Figure 11 shows the synthesized schematic confirming that the FIFO is composed of **exactly two stack instances** plus the control logic.




Figure 11: Post-synthesis schematic of the FIFO using two stacks.

10.5.3 Timing Summary (Optional)

If a timing report is provided, it can be included to show the design meets timing constraints (no setup/hold violations).




Figure 12: Post-implementation timing summary (Vivado report).

10.6 Discussion

This implementation satisfies all requirements: FIFO order is preserved, transfer occurs only when the output stack is empty, and all operations are synchronous. A small additional latency may occur on the first read after StackB becomes empty, because a transfer from StackA to StackB is required. This latency is expected and is the trade-off for implementing a FIFO using only two stacks.

10.7 Conclusion

A parameterized FIFO was successfully implemented using only two stack modules. Simulation verified correct FIFO behavior, and synthesis results confirm that the design uses only standard FPGA logic resources while avoiding gated clocks and FIFO/RAM IP.

11 Question four

The objective of this assignment is to design a controller for a smart application using a single mechanical push button. During hardware testing, the following issues were observed:

- The push button input is asynchronous with respect to the system clock.
- A single physical button press can cause multiple state transitions due to mechanical bouncing.

- The controller may enter unexpected or illegal states.

The controller must operate with the following four states:

- **Reset:** Initial state after power-up, all outputs deasserted.
- **Idle:** Appliance is off and waits for a valid button event.
- **Active:** Appliance is on for exactly 10 clock cycles.
- **Error:** Fault condition entered if a button event occurs during the Active state.

All state transitions must be fully synchronous, and the FSM must respond only to clean, clock-aligned button events.

12 Design Methodology

To solve the identified issues, the design was divided into two main blocks:

1. **Button Conditioning Block**
2. **Finite State Machine (FSM)**

12.1 Asynchronous Input Synchronization

Since the push button is asynchronous, a two flip-flop synchronizer is used to safely bring the signal into the clock domain and avoid metastability.

12.2 Debouncing and Event Generation

Mechanical button bouncing can produce multiple transitions for a single press. A debounce counter ensures the signal remains stable for a fixed number of clock cycles before acceptance. A rising-edge detector then generates a single-cycle pulse (`btn_event`) for each valid button press.

12.3 FSM Operation

A Moore-type FSM is implemented using fully synchronous logic. An internal counter ensures the Active state lasts exactly 10 clock cycles. A default state recovery mechanism ensures the controller cannot remain in unexpected states.

13 FSM State Diagram




Figure 13: Finite State Machine of the Smart Controller

14 Verilog Implementation

14.1 Button Conditioner

This module synchronizes the asynchronous button, debounces it, and generates a single clean clock-aligned event.

```
1 module button_conditioner #(
2     parameter integer DEBOUNCE_CYCLES = 50000 // adjust for your clock (e.g., 50
3     MHz => ~1ms)
4 )(
5     input wire clk,
6     input wire rst_n, // active-low reset
7     input wire btn_async, // raw mechanical button (asynchronous + bouncy)
8     output wire btn_event, // 1-clock pulse on clean rising edge
9     output wire btn_level // debounced level (optional)
10 );
11
12 // -----
13 // 1) Two-flop synchronizer: mitigates metastability from async input
14 // -----
15 reg btn_ff1, btn_ff2;
16 always @(posedge clk or negedge rst_n) begin
17     if (!rst_n) begin
18         btn_ff1 <= 1'b0;
19         btn_ff2 <= 1'b0;
20     end else begin
21         btn_ff1 <= btn_async;
22         btn_ff2 <= btn_ff1;
23     end
24 end
25 end
```

```

25 // -----
26 // 2) Debounce logic:
27 //    Only change debounced output after input remains stable for N cycles.
28 // -----
29 localparam integer CNT_W = (DEBOUNCE_CYCLES <= 1) ? 1 : $clog2(
DEBOUNCE_CYCLES);
30 reg [CNT_W-1:0] stable_cnt;
31 reg debounced;
32
33 always @(posedge clk or negedge rst_n) begin
34     if (!rst_n) begin
35         debounced <= 1'b0;
36         stable_cnt <= {CNT_W{1'b0}};
37     end else begin
38         if (btn_ff2 == debounced) begin
39             // input matches current debounced state -> reset counter
40             stable_cnt <= {CNT_W{1'b0}};
41         end else begin
42             // input differs -> count how long it stays different
43             if (DEBOUNCE_CYCLES <= 1) begin
44                 debounced <= btn_ff2; // immediate accept if N=1
45             end else if (stable_cnt == DEBOUNCE_CYCLES-1) begin
46                 debounced <= btn_ff2; // accept new stable
value
47                 stable_cnt <= {CNT_W{1'b0}};
48             end else begin
49                 stable_cnt <= stable_cnt + 1'b1;
50             end
51         end
52     end
53 end
54
55 assign btn_level = debounced;
56
57 // -----
58 // 3) Edge detection: one clean event per press (rising edge only)
59 // -----
60 reg debounced_d;
61 always @(posedge clk or negedge rst_n) begin
62     if (!rst_n) debounced_d <= 1'b0;
63     else debounced_d <= debounced;
64 end
65
66 assign btn_event = debounced & ~debounced_d; // 1-clock pulse on rising edge
67
68 endmodule

```

Listing 1: Button Conditioner Module

14.2 Smart Controller FSM

This module implements the FSM and output logic.

```
1 module smart_controller #(
2     parameter integer ACTIVE_CYCLES    = 10,
3     parameter integer DEBOUNCE_CYCLES = 50000
4 )
5     input  wire clk,
6     input  wire rst_n,      // active-low reset
7     input  wire btn_async,  // raw push button
8     output reg  appliance_on,
9     output reg  fault
10 );
11
12 // Clean, clock-aligned, single-cycle button event
13 wire btn_event;
14 wire btn_level; // optional
15
16 button_conditioner #(.DEBOUNCE_CYCLES(DEBOUNCE_CYCLES)) u_btn (
17     .clk(clk),
18     .rst_n(rst_n),
19     .btn_async(btn_async),
20     .btn_event(btn_event),
21     .btn_level(btn_level)
22 );
23
24 // -----
25 // State encoding (plain Verilog)
26 // -----
27 localparam [1:0]
28     S_RESET   = 2'b00,
29     S_IDLE    = 2'b01,
30     S_ACTIVE  = 2'b10,
31     S_ERROR   = 2'b11;
32
33 reg [1:0] state, next_state;
34
35 // -----
36 // Active counter width (Verilog-friendly)
37 // -----
38 function integer clog2;
39     input integer value;
40     integer i;
41     begin
42         clog2 = 0;
43         for (i = value-1; i > 0; i = i >> 1)
44             clog2 = clog2 + 1;
```

```

45     end
46 endfunction
47
48 localparam integer ACW = (ACTIVE_CYCLES <= 1) ? 1 : clog2(ACTIVE_CYCLES);
49 reg [ACW-1:0] active_cnt;
50
51 // State register
52 always @(posedge clk or negedge rst_n) begin
53     if (!rst_n)
54         state <= S_RESET;
55     else
56         state <= next_state;
57 end
58
59 // Active counter
60 always @(posedge clk or negedge rst_n) begin
61     if (!rst_n) begin
62         active_cnt <= {ACW{1'b0}};
63     end else begin
64         if (state != S_ACTIVE) begin
65             active_cnt <= {ACW{1'b0}};
66         end else begin
67             if (active_cnt == ACTIVE_CYCLES-1)
68                 active_cnt <= {ACW{1'b0}};
69             else
70                 active_cnt <= active_cnt + 1'b1;
71         end
72     end
73 end
74
75 // Next-state logic
76 always @(*) begin
77     next_state = state;
78
79     case (state)
80         S_RESET: begin
81             // go to Idle on the first clock after reset is released
82             next_state = S_IDLE;
83         end
84
85         S_IDLE: begin
86             if (btn_event)
87                 next_state = S_ACTIVE;
88         end
89
90         S_ACTIVE: begin
91             if (btn_event)

```



```

92         next_state = S_ERROR;
93     else if (active_cnt == ACTIVE_CYCLES-1)
94         next_state = S_IDLE;
95     end
96
97     S_ERROR: begin
98         next_state = S_ERROR;
99     end
100
101     default: begin
102         next_state = S_RESET;
103     end
104 endcase
105 end
106
107 // Outputs (Moore)
108 always @(*) begin
109     appliance_on = 1'b0;
110     fault        = 1'b0;
111
112     case (state)
113         S_ACTIVE: begin
114             appliance_on = 1'b1;
115             fault        = 1'b0;
116         end
117         S_ERROR: begin
118             appliance_on = 1'b0;
119             fault        = 1'b1;
120         end
121         default: begin
122             appliance_on = 1'b0;
123             fault        = 1'b0;
124         end
125     endcase
126 end
127
128 endmodule

```

Listing 2: Smart Controller FSM

14.3 Test bench

This module implements the Test bench and output.

```

1 'timescale 1ns/1ps
2
3 module tb_smart_controller;
4

```

```

5 // -----
6 // Clock: 100 MHz (period = 10 ns)
7 // -----
8 reg clk;
9 initial clk = 1'b0;
10 always #5 clk = ~clk;
11
12 // -----
13 // DUT I/O
14 // -----
15 reg rst_n;
16 reg btn_async;
17
18 wire appliance_on;
19 wire fault;
20
21 // -----
22 // Instantiate DUT
23 // NOTE: Use small DEBOUNCE_CYCLES for SIMULATION only
24 // -----
25 smart_controller #(
26     .ACTIVE_CYCLES(10),
27     .DEBOUNCE_CYCLES(3) // small so btn_event triggers quickly in sim
28 ) dut (
29     .clk(clk),
30     .rst_n(rst_n),
31     .btn_async(btn_async),
32     .appliance_on(appliance_on),
33     .fault(fault)
34 );
35
36 // -----
37 // Helpful tasks
38 // -----
39
40 // Hold button stable HIGH long enough to pass debounce
41 task press_clean;
42     input integer hold_cycles; // number of clk cycles to hold high
43     integer i;
44     begin
45         btn_async = 1'b1;
46         for (i = 0; i < hold_cycles; i = i + 1) begin
47             @(posedge clk);
48         end
49         btn_async = 1'b0;
50         // wait a couple cycles after release
51         @(posedge clk);

```

```

52         @(posedge clk);
53     end
54 endtask
55
56 // Simulate bounce: rapid toggles, then stable high long enough to debounce
57 task press_bouncy_then_stable;
58     input integer stable_cycles;
59     begin
60         // "bounce" (fast toggles not aligned to clk)
61         #3 btn_async = 1'b1;
62         #4 btn_async = 1'b0;
63         #2 btn_async = 1'b1;
64         #3 btn_async = 1'b0;
65         #2 btn_async = 1'b1;
66
67         // now hold stable long enough for debouncer
68         repeat (stable_cycles) @(posedge clk);
69
70         // release
71         btn_async = 1'b0;
72         @(posedge clk);
73         @(posedge clk);
74     end
75 endtask
76
77 // -----
78 // Test sequence
79 // -----
80 initial begin
81     // init
82     rst_n      = 1'b0;
83     btn_async = 1'b0;
84
85     // apply reset for a few cycles
86     repeat (3) @(posedge clk);
87     rst_n = 1'b1; // release reset
88
89     // wait a couple cycles -> should go to IDLE
90     repeat (2) @(posedge clk);
91
92     // =====
93     // 1) IDLE press with bounce -> should generate ONE btn_event
94     //    and enter ACTIVE
95     // =====
96     press_bouncy_then_stable(4); // stable 4 cycles > DEBOUNCE_CYCLES(3)
97
98     // wait 2 cycles, should be in ACTIVE now (appliance_on=1)

```

```

99     repeat (2) @(posedge clk);
100
101     // =====
102     // 2) While in ACTIVE, press again (clean) -> should go ERROR
103     // =====
104     press_clean(4); // hold high long enough for debounce -> btn_event
105
106     // wait a few cycles to observe ERROR holding
107     repeat (5) @(posedge clk);
108
109     // =====
110     // 3) Reset should clear ERROR -> back to IDLE
111     // =====
112     rst_n = 1'b0;
113     repeat (2) @(posedge clk);
114     rst_n = 1'b1;
115     repeat (3) @(posedge clk);
116
117     // done
118     $finish;
119 end
120
121 endmodule

```

Listing 3: Smart Controller FSM Test Bench

14.4 Timing Constraints File

The Timing Constraint File

```

1 create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]

```

Listing 4: Timing Constraint File

15 Simulation Results




Figure 14: Behavioral Simulation Showing Idle to Active Transition




Figure 15: FSM Schematic After Synthesis




Figure 16: Device Utilization Summary




Figure 17: Post-Implementation Timing Summary

16 Result Analysis

Simulation results verify that button bouncing does not cause multiple state transitions and that the FSM responds only to clean button events. The Active state remains asserted for exactly 10 clock cycles, and any button event during this state immediately transitions the system to the Error state.

Post-implementation timing analysis shows positive slack and zero failing endpoints, confirming that all timing constraints are met. Device utilization is minimal, indicating an efficient and well-structured design.

17 Conclusion

A reliable smart controller was successfully designed using fully synchronous FSM principles. Asynchronous input issues were resolved using synchronization and debouncing techniques. Simulation and implementation results confirm that the design meets all functional and reliability requirements specified in the assignment.