# Detailed Explanation of Pipeline Simulation in Python

Mahyar Mohammadian Parsa Haghighatgo

July 16, 2024

### 1 Introduction

This document provides a detailed explanation of a Python program designed to simulate the pipeline stages of a CPU. The program handles basic arithmetic instructions and memory operations, incorporating mechanisms for detecting and handling hazards and stalls. It outputs the pipeline stages for each instruction and the final register values after executing each instruction.

# 2 Code Listing and Explanation

#### 2.1 Initialization

The program starts by importing necessary libraries and initializing the registers and main memory.

Listing 1: Initialization

```
from colorama import init, Fore, Style
   # Initialize colorama
3
   init()
   # Define the initial register values and main memory
6
   registers = {
        "$s0": -10,
        "$s1": -10,
9
        "$s2": -10,
10
        "$s3": -10,
11
        "$s4": -10,
12
        "$s5": -10,
13
        "$s6": -10,
14
        "$s7": -10,
        "$t0": -10,
16
        "$t1": -10,
17
        "$t2": -10,
18
        "$t3": -10,
19
        "$t4": -10,
20
        "$t5": -10,
21
        "$t6": -10,
22
        "$t7": -10
23
24
   mainMem = [0] * 1000
```

#### **Explanation:**

- colorama is used for colored terminal output.
- The registers dictionary initializes general-purpose registers with a value of -10.
- mainMem initializes the main memory with 1000 zeroes.

### 2.2 Stall Detection in Fetch and Decode Stages

Functions to detect stalls in the fetch and decode stages.

Listing 2: Stall Detection

```
def stallFetch(pipOut):
        nStart = 0
        clockcyle = 0
        for pip in pipOut:
            if len(pip) > clockcyle:
5
                 clockcyle = len(pip)
6
        for i in range(1, clockcyle + 1):
            for pip in pipOut:
                 if i < 2:</pre>
                     if pip[i - 1] == "IF":
10
11
                          nStart += 1
12
                 else:
                      if pip[i - 1] == "IF" or (pip[i - 1] == "st" and pip[i - 2] ==
13
                          "IF"):
14
                          nStart += 1
            if nStart < 3:</pre>
15
                 return i
16
            else:
17
                 nStart = 0
18
        return nStart
19
   def stallDecode(pipOut, start):
21
22
        nStart = 0
        clockcyle = 0
23
        for pip in pipOut:
24
            if len(pip) > clockcyle:
25
                 clockcyle = len(pip)
26
        for i in range(start + 1, clockcyle + 1):
27
            for pip in pipOut:
28
                 if i < 2:</pre>
29
30
                     if pip[i - 1] == "ID":
31
                          nStart += 1
32
                 else:
33
                     if i < len(pip):</pre>
                          if pip[i - 1] == "ID" or (pip[i - 1] == "st" and pip[i - 2]
34
                               == "ID"):
                              nStart += 1
35
                     else:
36
                          continue
37
            if nStart < 2:</pre>
38
39
                 return i
            else:
                 nStart = 0
41
        return nStart
```

## **Explanation:**

- stallFetch: Checks for stalls in the fetch stage by counting the number of "IF" stages and determining if it exceeds the allowable limit.
- stallDecode: Similar to stallFetch, but checks for stalls in the decode stage.

## 2.3 Hazard Detection

Function to detect hazards between instructions.

Listing 3: Hazard Detection

```
def hazard(input, index, inputList):
    flagr1 = 0
    if input[2] == inputList[index - 2][1]:
        flagr1 = 1
    elif input[3] == inputList[index - 2][1]:
        flagr1 = 1
    return flagr1
```

## **Explanation:**

• hazard: Compares the operands of the current instruction with the destination register of previous instructions to detect data hazards.

## 2.4 Pipeline Simulation

Function to simulate the pipeline stages for each instruction.

Listing 4: Pipeline Simulation

```
def pipline(input, index, inputList, pipOut):
       output = []
       if index == 1:
            output.append("IF")
            output.append("ID")
            output.append("EX")
            output.append("ME")
            output.append("WB")
       elif index == 2:
            flagH = hazard(input, index, inputList)
10
11
            if flagH == 1:
                output.append("IF")
12
                output.append("ID")
13
                output.append("st")
14
                output.append("EX")
15
                output.append("ME")
16
                output.append("WB")
17
            else:
18
                output.append("IF")
19
                output.append("ID")
20
                output.append("EX")
21
                output.append("ME")
22
                output.append("WB")
23
       else:
24
            flagF = stallFetch(pipOut)
25
            flagH = hazard(input, index, inputList)
26
            if flagF > 1:
27
                for i in range(flagF - 1):
28
                     output.append("st")
29
            output.append("IF")
30
31
            start = len(output)
            flagD = stallDecode(pipOut, flagF)
32
33
            dstalls = flagD - len(output) - 1
34
            if dstalls > 0:
                for i in range(dstalls):
35
                     output.append("st")
36
            output.append("ID")
37
            if flagH == 1:
38
                output.append("st")
39
            output.append("EX")
40
41
            output.append("ME")
            \verb"output.append("WB")"
       return output
```

#### **Explanation:**

• pipline: Determines the pipeline stages for each instruction. It handles stalls and hazards by inserting stall cycles ("st") when necessary.

#### 2.5 Output Printing

Functions to print the pipeline stages, main memory, and register values.

Listing 5: Output Printing

```
def print_pipeline_output(pipOut):
       print("Pipeline for these Instructions")
2
       # Find the maximum length of any pipeline stage to align columns
3
       max_length = max(len(pip) for pip in pipOut)
5
       # Color map
6
       color_map = {
           "IF": Fore.GREEN,
           "ID": Fore.YELLOW,
           "EX": Fore.CYAN,
           "ME": Fore.MAGENTA,
           "WB": Fore.BLUE,
12
           "st": Fore.RED
14
16
        \text{header} = \text{"Cycle".ljust(6)} + \text{"\t|\t"} + \text{"\t|\t".join([f"Stage {i + 1}".ljust)]} 
17
           (4) for i in range(max_length)])
       print(header)
       print("-" * len(header))
       separator = "-" * len(header)
20
       # Print each pipeline stage
       for i, pip in enumerate(pipOut, start=1):
23
           cycle_str = str(i).ljust(6)
           stages_str = "\t|\t".join([color_map.get(stage, "") + stage.ljust(4) +
25
               Style.RESET_ALL for stage in pip])
           print(f"{cycle_str} | {stages_str}")
26
       return separator
27
28
   def memoryPrint(memory, sep):
29
       print(sep)
30
       print()
31
       print("Main Memory after executing these Instructions")
       print(memory)
       print()
34
35
36
   def print_register_values(register_history):
37
       print(sep)
38
       print()
       print("Register values after executing each instruction")
39
40
       print()
41
       headers = ["Register"] + [f"Instr {i + 1}" for i in range(len(
42
           register_history))]
       header_row = "\t|\t".join(headers)
43
       print(Fore.YELLOW + header_row + Style.RESET_ALL)
44
       print(Fore.YELLOW + "-" * len(header_row) + Style.RESET_ALL)
45
46
47
       for reg in registers.keys():
48
           row = [Fore.CYAN + reg + Style.RESET_ALL] + [str(registers_after_exec[
               reg]) for registers_after_exec in
49
                                                            register_history]
           print("\t|\t".join(row))
```

## Explanation:

• print\_pipeline\_output: Prints the pipeline stages for each instruction with appropriate colors.

- $\bullet$  memoryPrint : Prints the main memory after executing all instructions.
- print\_register\_values: Prints the values of all registers after executing each instruction.

## 2.6 Memory Handling and Instruction Execution

Functions to handle memory operations and execute instructions.

Listing 6: Memory Handling and Execution

```
def memoryHandle(input):
       if input[0] == "lw":
2
           address = registers[input[3]] + int(input[2][1:])
           registers[input[1]] = mainMem[address]
           return 1
       elif input[0] == "sw":
6
           address = registers[input[3]] + int(input[2][1:])
           mainMem[address] = registers[input[1]]
9
       return 0
11
   def execute_instruction(instruction):
       opcode = instruction[0]
       dest = instruction[1]
14
       src1 = instruction[2]
       src2 = instruction[3]
16
17
       if src2.startswith("#"):
18
           immediate = int(src2[1:])
19
           if opcode == "add":
20
               registers[dest] = registers[src1] + immediate
21
           elif opcode == "sub":
               registers[dest] = registers[src1] - immediate
23
           elif opcode == "mul":
24
               registers[dest] = registers[src1] * immediate
25
           elif opcode == "div":
26
               if immediate != 0:
27
                    registers[dest] = registers[src1] // immediate
28
29
                    print(Fore.RED + "Error: Division by zero" + Style.RESET_ALL)
30
           elif opcode == "ori":
31
               registers[dest] = registers[src1] | immediate
       else:
           if opcode == "add":
                registers[dest] = registers[src1] + registers[src2]
           elif opcode == "sub":
36
               registers[dest] = registers[src1] - registers[src2]
           elif opcode == "mul":
38
               registers[dest] = registers[src1] * registers[src2]
           elif opcode == "div":
40
               if registers[src2] != 0:
41
                    registers[dest] = registers[src1] // registers[src2]
42
43
                   print(Fore.RED + "Error: Division by zero" + Style.RESET_ALL)
44
           elif opcode == "addi":
45
               registers[dest] = registers[src1] + int(src2)
46
           elif opcode == "subi":
47
               registers[dest] = registers[src1] - int(src2)
48
           elif opcode == "muli":
49
               registers[dest] = registers[src1] * int(src2)
50
           elif opcode == "divi":
                if int(src2) != 0:
                    registers[dest] = registers[src1] // int(src2)
                    print(Fore.RED + "Error: Division by zero" + Style.RESET_ALL)
55
           elif opcode == "ori":
56
                registers[dest] = registers[src1] | int(src2)
57
       return 1
```

#### **Explanation:**

- memoryHandle: Handles lw and sw instructions, updating the registers or main memory.
- execute\_instruction: Executes arithmetic and logical instructions, updating the appropriate registers.

#### 2.7 Main Execution

The main execution part reads the input file, simulates the pipeline, and prints the results.

Listing 7: Main Execution

```
# File path
   file_path = "C:\\Users\\beta\\Downloads\\pp.txt"
2
   # Open file for reading
   with open(file_path, 'r') as file:
       code = file.read()
   lines = code.splitlines()
   inputList = []
   pipOut = []
10
   # Iterate the input file
   for line in lines:
12
       input = line.split(" ")
13
       ins = input[0]
14
       args = input[1].split(",")
15
       listCons = [ins, args[0], args[1], args[2]]
16
       inputList.append(listCons)
17
18
   register_history = []
19
20
   for instruction in inputList:
21
       index = inputList.index(instruction) + 1
22
       output = pipline(instruction, index, inputList, pipOut)
23
       pipOut.append(output)
24
       memSetFlag = memoryHandle(instruction)
25
       regSetFlag = execute_instruction(instruction)
26
       register_history.append(registers.copy()) # Store a copy of register
27
           values after each instruction
28
   # Print the pipeline output beautifully
29
   sep = print_pipeline_output(pipOut)
30
31
   # Print the main memory
32
   memoryPrint(mainMem, sep)
33
34
   # Print final register values after each instruction
35
   print_register_values(register_history)
```

#### **Explanation:**

- Reads the input file containing instructions.
- Parses each instruction and simulates its execution through the pipeline.
- Stores register values after each instruction.
- Prints the pipeline stages, main memory, and final register values.