

Mem_Cntl Project Status (11/24/2018 - 19:13:23)			
<b>Project File:</b>	hw6_parsa.xise	<b>Parser Errors:</b>	No Errors
<b>Module Name:</b>	Mem_Cntl	<b>Implementation State:</b>	Synthesized
<b>Target Device:</b>	xc7a100t-3csg324	• <b>Errors:</b>	No Errors
<b>Product Version:</b>	ISE 14.7	• <b>Warnings:</b>	<a href="#">15 Warnings (15 new)</a>
<b>Design Goal:</b>	Balanced	• <b>Routing Results:</b>	
<b>Design Strategy:</b>	<a href="#">Xilinx Default (unlocked)</a>	• <b>Timing Constraints:</b>	
<b>Environment:</b>	<a href="#">System Settings</a>	• <b>Final Timing Score:</b>	

Device Utilization Summary (estimated values)				<a href="#">[-]</a>
Logic Utilization	Used	Available	Utilization	
Number of Slice Registers	5	126800	0%	
Number of Slice LUTs	5	63400	0%	
Number of fully used LUT-FF pairs	0	10	0%	
Number of bonded IOBs	7	210	3%	
Number of BUFG/BUFGCTRLs	1	32	3%	

Detailed Reports						<a href="#">[-]</a>
Report Name	Status	Generated	Errors	Warnings	Infos	
<a href="#">Synthesis Report</a>	Current	Sat Nov 24 19:13:21 2018	0	<a href="#">15 Warnings (15 new)</a>	<a href="#">1 Info (1 new)</a>	
Translation Report						
Map Report						
Place and Route Report						
Power Report						
Post-PAR Static Timing Report						
Bitgen Report						

Secondary Reports			<a href="#">[-]</a>
Report Name	Status	Generated	
<a href="#">ISIM Simulator Log</a>	Out of Date	Sat Nov 24 18:51:20 2018	

**Date Generated:** 11/24/2018 - 19:13:23