SAP: 6000 4180068 PARTH KALKOTWAR

	Camlin Page
	Tern Test-2 MP
	Term 103-2 III
)1 6	doitedinate lange 1 (2018)
3, 61	
<	. 8259A must be initialized by whiting two or
1	four command words into the respective word
0	Registees samely Iv, Ivs, Iws, I Icw, Icw, Icw, Icws,
	and TCW4.
	7.1.
-	JCW,
111	Ao 107 P(Px) Px P3 + Pr Q Po
9-	10 A7 A6 AT 1 L774 ADISNOLIZA
,	O-NOICH Needed
	intellight 1 & 2001
	1 2 2191
	addies.
	- Jevel 76 iggered call Address intelval
	0-8dg 76 iggend.) - Interval of hoytes
-	. O - Interval of 8 byles
-64	
	ICW2 0 0 0 0 0
	Ao Dy P6 Pr Ph P3 P2 D1 P0
	11 T7 T6 T5 T4 T3 A10 Ag A8
	and the second s
	As, Ag, Ap - For 8085, they are same as respective bits of
	vertor address and for 8086, they are o.
	73-77 - For 8085, they are filled with Drs- intellight
	verton address of Pin-Ais. and for XOX6, they are
	verter address of Pin-Ais. And for 8086, they are filled by most significant 5 bits of interrupt type.
	type.


SAR: 60004180068 PARTH KALKOTWAR Camlin Page

2CW3.
Naster Node.
1.1 S7 S6 S5 S7 S7 S1 S0
1.132 36 135 132 132 131 30
Slave tode:
since 1006.
Ao Pt DG DT D4 D3 D2 D1 P0
11/0/0/0/0/0/0/120/170, 1700
1664
1 10 10 10 0 SFNM BUF MIS AEOI (MPH)
[101010] SFIVE DOF 1112 11101 11101 11101 11101 11101 111
SFNM- Special fully rested mode is selected if SFNM-1.
1301 - 9/ 1301 =1. The buffell a Mode is south.
4/5: 9/ 1/5=1. X259A is a master, ast have
AEDI: 4 (AEDI = 1, the automatic end of interest mode to
lefeeted.
operation is selected else 8086/8088 is
operation is selleted else 8086/8088 le
Sclecked.

Camlin Page

92]	i) EPROM:
	Requiled = 64KB
	Available = 32KB.
	No. of chips required = Required - 64 KB - 2 chips
P	Availably 32KB
	Ales GLYR- DEFFE H
	· Starting address of FRAM - Gading address - Bearing
	= FFFFF - OFFFFH
	Also, 64KB = OFFFF H. Starting address of EPROM = Ending address - Required - FFFFF - OFFFFH = F0000 H.
	No. of address lines = 32KB = 2 × 210B = 215 = 15 address lines.
	= 15 address lines.
0	As is a decliral dedicated for odd(ever bank
11	puar, or.
	EPROPI is from FOOODH to FFFFEH.
	EPROM 2 is from FOODIH to FFFFFH.
	ii] RAh:
	Requilled = 128KB Quailable = 64KB
	duailable = 6416B
	No. of Chips required = Required = 128KB 2+2 chips
	Dailable 64 KB

	16
	No. of address lines = 641 <b 2"="16" =="" address="" lines<="" th="">
	As is declicated for addleven bank selection
	As is declicated for oddlever bank selection A A. 6 is connected to each RAM.
	RAMI is from 00000H - 1FFFEH. RAM2 is from 00001H - 1FFFFH.
	RATIZ & from ODOOH - IFFFFH.
	Address Sap:
	Address Aig Aix Aiz Ais Air Ain Aiz Air Air Aig Ag Az As Az As Az
RAN /	00000 H () () 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
	1 FF FF H O O O O O O O O O O O O O O O O
- 1	
Leron {	FFFFFH 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
#	
1	



Real Mode Marrinum memory accellible is	Protected Mode	Virtual Mode
T (/	1) naninum memoly	7 / 4
16 bytes (IMB+	accessible is 4GB	3 remory accessible is
64KB)	2) Multiple tasks can	2) Inly one task can be
can be enecuted at any given instant.	Simultaneously	given instant.
3) Switching between real and protected mode sequires complicated process.	3) Switching with virtual mode is easier compared to Seal mode	3] Switching between village and protected mode is can compared to that of real mode.
Hemory addressing is similar to that of 8086	descriptous and	Listrally seems to be Similars to 8086.
	instant. 3 Switching between a seal and protected mode sequires complicated process. 4 Tremory addresing is similar to that	at any given Simultaneously instant. 3) Switching between 3) Switching with sheal and protected virtual mode is mode lequires easier compand to complicated seal mode. Process. 4) Hemory addresing 4) Hemory addressing is similar to that is done cosing.