

Instruction set architecture

- All instructions are 30-bit wide (but padded with 2 trailing zeroes)
- Three instruction formats: R-type, I-type, and J-type
- There are 32 general purpose registers that are 32-bit wide

Instruction formats:

R-type Instructions:

Opcode	Rs	Rt	Rd	Reserved
4 bits	5 bits	5 bits	5 bits	11 bits

I-type Instructions:

Opcode	Rs	Rt	Immediate
4 bits	5 bits	5 bits	16 bits

J-type Instructions:

Opcode	Address
4 bits	26 bits

- Op⁴: 4-bit opcode of the instruction
- Rs⁵, Rt⁵, Rd⁵: 5-bit source and destination register numbers
- Immediate¹⁶: 16-bit immediate constant or PC-relative offset
- Address²⁶: 26-bit target address of the jump instruction


- R-type instructions have a 11-bit reserved field that can be used for additional functionality.

Instruction Subset:


Instruction	Meaning	Format					
add <u>rd</u> , <u>rs</u> , <u>rt</u>	addition	0x00	rs ⁵	rt ⁵	rd ⁵	reserved ¹¹	
sub <u>rd</u> , <u>rs</u> , <u>rt</u>	subtraction	0x01	rs ⁵	rt ⁵	rd ⁵	reserved ¹¹	
and <u>rd</u> , <u>rs</u> , <u>rt</u>	bitwise and	0x02	rs ⁵	rt ⁵	rd ⁵	reserved ¹¹	
or <u>rd</u> , <u>rs</u> , <u>rt</u>	bitwise or	0x03	rs ⁵	rt ⁵	rd ⁵	reserved ¹¹	
xor <u>rd</u> , <u>rs</u> , <u>rt</u>	exclusive or	0x04	rs ⁵	rt ⁵	rd ⁵	reserved ¹¹	
slt <u>rd</u> , <u>rs</u> , <u>rt</u>	set on less than	0x05	rs ⁵	rt ⁵	rd ⁵	reserved ¹¹	
addi <u>rt</u> , <u>rs</u> , imm ¹⁶	add immediate	0x06	rs ⁵	rt ⁵	Imm ¹⁶		
6shti <u>rt</u> , <u>rs</u> , imm ¹⁶	<u>slt</u> immediate	0x07	rs ⁵	rt ⁵	Imm ¹⁶		
<u>andi</u> <u>rt</u> , <u>rs</u> , imm ¹⁶	and immediate	0x08	rs ⁵	rt ⁵	Imm ¹⁶		
ori <u>rt</u> , <u>rs</u> , imm ¹⁶	or immediate	0x09	rs ⁵	rt ⁵	Imm ¹⁶		
xori <u>rt</u> , imm ¹⁶	<u>xor</u> immediate	0x0a	rs ⁵	rt ⁵	Imm ¹⁶		
lw <u>rt</u> , imm ¹⁶ (<u>rs</u>)	load word	0x0b	rs ⁵	rt ⁵	Imm ¹⁶		
<u>sw</u> <u>rt</u> , imm ¹⁶ (<u>rs</u>)	store word	0x0c	rs ⁵	rt ⁵	Imm ¹⁶		
<u>beq</u> <u>rs</u> , <u>rt</u> , offset ¹⁶	branch if equal	0x0d	rs ⁵	rt ⁵	offset ¹⁶		
<u>bne</u> <u>rs</u> , <u>rt</u> , offset ¹⁶	branch not equal	0x0e	rs ⁵	rt ⁵	offset ¹⁶		
j address ²⁶	jump	0x0f	Address ²⁶				

Addressing Modes:

PC-Relative Addressing




Pseudo-direct Addressing




Immediate Addressing




Register Addressing



Base or Displacement Addressing



Block Diagram:



Pipelining:

The pipeline consists of 5 stages:

Instruction fetch, Instruction decode, execution, memory, write back.