Instruction set architecture

- •All instructions are 30-bit wide (but padded with 2 trailing zeroes)
- •Three instruction formats: R-type, I-type, and J-type
- •There are 32 general purpose registers that are 32-bit wide

Instruction formats:

R-type Instructions:

Opcode	Rs	Rt	Rd	Reserved
4 bits	5 bits	5 bits	5 bits	11 bits

I-type Instructions:

Opcode	Rs	Rt	Immediate
4 bits	5 bits	5 bits	16 bits

J-type Instructions:

Opcode	Address
4 bits	26 bits


- •Op⁴: 4-bit opcode of the instruction
- •Rs⁵, Rt⁵, Rd⁵: 5-bit source and destination register numbers
- •Immediate¹⁶: 16-bit immediate constant or PC-relative offset
- •Address²⁶: 26-bit target address of the jump instruction

•R-type instructions have a 11-bit reserved field that can be used for additional functionality.


Instruction Subset:

Instruction Meaning		Format					
add	<u>rd, rs, rt</u>	addition	0x00	rs ⁵	rt ⁵	rd ⁵	reserved ¹¹
sub	rd, rs, rt	subtraction	0x01	rs ⁵	rt ⁵	rd ⁵	reserved ¹¹
and	rd, rs, rt	bitwise and	0x02	rs ⁵	rt⁵	rd ⁵	reserved ¹¹
or	rd, rs, rt	bitwise or	0x03	rs ⁵	rt ⁵	rd ⁵	reserved ¹¹
xor	rd, rs, rt	exclusive or	0x04	rs ⁵	rt ⁵	rd ⁵	reserved ¹¹
slt	rd, rs, rt	set on less than	0x05	rs ⁵	rt ⁵	rd ⁵	reserved ¹¹
addi	rt, <u>rs</u> , imm ¹⁶	add immediate	0x06	rs ⁵	rt ⁵	Imm ¹⁶	
6slti	rt, <u>rs</u> , imm ¹⁶	slt immediate	0x07	rs ⁵	rt ⁵	Imm ¹⁶	
andi	rt, <u>rs</u> , imm ¹⁶	and immediate	0x08	rs ⁵	rt ⁵	Imm ¹⁶	
ori	rt, <u>rs</u> , imm ¹⁶	or immediate	0x09	rs ⁵	rt ⁵	lmm ¹⁶	
xori	rt, imm ¹⁶	xor immediate	0x0a	rs ⁵	rt ⁵	lmm ¹⁶	
lw	rt, imm ¹⁶ (<u>rs</u>)	load word	0x0b	rs ⁵	rt ⁵	lmm ¹⁶	
SW	rt, imm ¹⁶ (<u>rs</u>)	store word	0x0c	rs ⁵	rt ⁵	lmm ¹⁶	
beq	rs, rt, offset16	branch if equal	0x0d	rs ⁵	rt ⁵	offset ¹⁶	
bne	rs, rt, offset16	branch not equal	0x0e	rs ⁵	rt ⁵	offset ¹⁶	
j	address ²⁶	jump	0x0f	Address ²⁶			

Addressing Modes:



Block Diagram:



Pipelining:

The pipeline consists of 5 stages: Instruction fetch, Instruction decode, execution, memory, write back.