
## Lab 3

1) Using for loop, write behavioral Verilog code to convert an N bit grey code into equivalent binary code

```
// Grey to binary
module I3q1(gr, bi);
parameter n = 4;
input [n-1:0]gr;
output [n-1:0]bi;
reg [n-1:0]bi;
integer i;
always@(gr)
begin
bi[n-1] = gr[n-1];
for(i=n-2;i>=0;i=i-1)
begin
bi[i] = bi[i+1]^gr[i];
end
end
```

## endmodule




2)

Write and simulate the Verilog code for a 4-bit comparator using 2-bit comparators.

// Write and simulate the Verilog code for a 4-bit comparator using 2-bit comparators.

```
module comp2bit(x0, y0, x1, y1, l, g, e);
input x0, y0, x1, y1;
output I, g, e;
wire i, j;
assign j = ^(x1 ^ y1);
assign i = ^(x0 ^ y0);
assign e = i & j;
assign g = (x1 \& ^{\sim}y1) | (j \& x0 \& y0);
assign I = {}^{\sim}(g \mid e);
endmodule
// 4 bit comp
module l3q2(x, y, l, g, e);
input [3:0]x;
input [3:0]y;
output I, g, e;
wire l1, l2, g1, g2, e1, e2;
comp2bit c1(x[0], y[0], x[1], y[1], l1, g1, e1);
comp2bit c2(x[2], y[2], x[3], y[3], I2, g2, e2);
assign e = e1 \& e2;
assign g = g2 | (e2 & g1);
assign I = I2 | (e2 \& I1);
endmodule
```



3) Write behavioral Verilog code for • an 8 to 1 multiplexer using case statement • a 2 to 1 multiplexer using the if-else statement. Using the above modules write the hierarchical code for a 16 to 1 multiplexer.

```
i)
module mux8to1_case(I, sel, Y);
input [7:0]I;
input [2:0]sel;
output Y;
reg Y;
always@(I or sel or Y)
begin
case(sel)
3'b000: Y=I[0];
```

```
3'b001: Y=I[1];
```

3'b010: Y=I[2];

3'b011: Y=I[3];

3'b100: Y=I[4];

3'b101: Y=I[5];

3'b110: Y=I[6];


3'b111: Y=I[7];

default: Y=1'b0;

endcase

end

## endmodule




ii)

module mux2to1\_if(w0, w1, s, f);

```
input w0, w1, s;
output f;
reg f;
always @(w0 or w1 or s)
begin
if(s==0)
assign f = w0;
else
assign f = w1;
end
```

## endmodule



Using the above modules write the hierarchical code for a 16 to 1 multiplexer

```
module mux2to1(w0, w1, s, f);
input w0, w1, s;
output f;
reg f;
always @(w0 or w1 or s)
begin
if(s==0)
assign f = w0;
else
assign f = w1;
end
endmodule
module mux8to1(I, sel, Y);
input [7:0]I;
input [2:0]sel;
output Y;
reg Y;
always@(I or sel or Y)
begin
case(sel)
3'b000: Y=I[0];
3'b001: Y=I[1];
```

```
3'b010: Y=I[2];
3'b011: Y=I[3];
3'b100: Y=I[4];
3'b101: Y=I[5];
3'b110: Y=I[6];
3'b111: Y=I[7];
default: Y=1'b0;
endcase
end
endmodule
module mux16to1(w, s, f);
input [15:0]w;
input [3:0]s;
output f;
reg f;
reg s1, s2;
//always @(w or s)
//begin
mux8to1 first(w[7:0],s[2:0], s1);
mux8to1 second(w[15:8], s[2:0], s2);
mux2to1 final(s1, s2, s[3], f);
//end
endmodule
```

