

Unit 1: Basics OF Microcontroller (uc) and intel 8051 architecture

Microcontroller is a single chips Controller which control the operation of the all units

An ~~emp~~ embedded system uses either uc or up to perform a single task. Mouse, Printer, remote control of TV are example of Embedded system

A up doesnot have any ROM or RAM, and no any I/O ports on the chip itself

However, a microcontroller has many of these feature i.e memory, ports, etc. on the chip itself. It is a computer by itself. So uc is also called a micro computer.

Difference betⁿ Micro-processor & Micro-controller


Micro processor (up)	Microcontroller (uc)
① Micro processor are widely used in computer system	① Microcontroller is widely used in embedded system.
② It has only CPU embedded into it	② It has CPU, a fixed amount of RAM, ROM and other peripherals all embedded on it
③ In the case of up we have to connect all the component externally so the circuit become to complex	③ As all the components are internally connected in uc so the circuit size is small
④ It consume more power	④ It consume less power than up

- ① μp has less no. of register
- ② μc has more no. of register
- ③ μp has a high speed
- ④ μc ~~has~~ speed depends on the architecture
- ⑤ complex & Expensive
- ⑥ simple & affordable

Features of 8051 μc

- i) RAM - 128 byte
- ii) ROM: 4KB onchip ROM
- iii) I/O ports - P0, P1, P2, P3
- iv) Oscillator clk circuit with crystal frequency 11.0592 MHz
- v) Timers :- T0 & T1 (Each timer is of 16 bits)
- vi) Special function Registers :- PCON, TCON, TMOD, IP, IE, etc
- vii) serial ports - 1

Internal block diagram of 8051 μc



1) CPU (Central processing unit) :-

- 8051 μ c has onchip CPU with units like Memory unit, Control unit, ALU (Arithmetic & logical units)
- 8051 has preprocessor which process on data & produces the result i.e O/P.

2) Oscillator's :-

- 8051 μ c has onchip oscillator with crystal frequency 11.0592 MHz \approx 12 MHz
- The pins XTAL-1 & XTAL-2 are used to connect the crystal externally

3) Interrupts control :-

- 8051 μ c has consist of in all total 6 interrupts such as $\overline{INT0}$, $\overline{INT1}$, T_0 , T_1 , serial ports, RST (Reset)

4) RAM :-



- In all total 256 Bytes RAM is available
- The upper 128 Bytes are reserved for SFR's And the lower 128 are reserved for user's
- On chip RAM is divided into three part's namely Register Banks, bit addressable area, general purpose area.

5) ROM :-

- 8051 μ c has consist of onchip 4 kB ROM.

6) Timers (T0 & T1) :-

- 8051 μ c consist of two timers namely T0 & T1.
- Each timer is of 16 - bits.
- Timer can be divided into two parts such as



7) ~~8051~~ I/O ports :-

- 8051 μ c has consist of 4 I/O ports namely P0, P1, P2, P3
- each port is of 8 bits
- All the ports are bidirectional ports
- All the ports except P1 port shows dual function.
- All the ports are bit as well as byte addressable.

8) ~~8051~~ μ c has ~~serial port~~

3) serial bus unit

- 8051 μ c has consist of 1 serial port with 2 lines namely TxD, RxD.
- This serial ports is use in case of external memory interfacing

g) Bus control unit:-

RST : Reset pin


ALE : Address latch enable pin

PSEN : Program store enable pin

EA : External Access pin.

Internal RAM organisation:-

- 8051 μ C has consist of 128 bytes internal RAM which is get divide into the three parts such as Register banks, Bit Addressable Area, General purpose area, which is shown in the figure.



① Register Bank

- 8051 μ C contains 128 bytes internal RAM.

- In that 32 bytes Register Banks are available

There are 4 Register banks Namely RB_0 , RB_1 , RB_2 , RB_3

- Each Register bank consist of 8 GPR. Namely $R_0 \rightarrow R_7$
- Each Register in each register Bank has its own unique address

07H	R7	0FH	R7	17H	R7	1FH	R7
06H	R6	0EH		16H		1EH	
05H		0DH		15H		1DH	
04H		0CH		14H		1CH	
03H		0BH		13H		1BH	
02H		0AH		12H		1AH	
01H		09H		11H		19H	
00H	R0	08H	R0	10H	R0	18H	R0

3) General purpose Area.

- It is of 80 bytes
- It starts from 30H to 7FH.
- One can use stack memory area of this GPA, if needed.

2) Bit address area:-

- Internal RAM of 8051 uc consist of 16 ~~bit~~ byte bit addressable area.
- It can access single bit rather than byte in this bit addressable area.

~~3) General purpose area.~~

Pin description of 8051 μ c.

- It is of 40 Pin IC
- Out of 40 pins two pins are GND & +VCC pins
- Out of 38 pins 32 pins are assigned for ports
- The remain 6 pin are special function pins

- Pin specification.

- 1) Pin 20 - Ground Pin
- 2) Pin 40 - +VCC Pin.
- 3) Pin 9 - Reset pin

It resets / or clear the μ c

4) ~~Pin 18 - XTAL 2 & XTAL 1~~

4) Pin 18 & 19 - XTAL 2 & XTAL 1 resp.

onchip crystal oscillators is get connected to XTAL 2 whereas external crystal oscillator will be connected to XTAL 1 pin.

5) Pin 31 - \overline{EA} - External Access pin

- It is Active low ~~pin~~ Input pin

- If it is connected to +VCC the external memory can be access

- **Function** of \overline{EA} pin - When low $\overline{EA} = 0$, 8051 accesses external program / RDM. $\overline{EA} = 1$, on chip memory is access.

6) Pin ²⁹~~30~~ - \overline{PSEN} - It is program store enable pin. which is Active low.

This has to be connected to \overline{OE} pin of ROM in case of external ROM access

- **Function** of \overline{PSEN} pin - It is used to send signal from the external

① Pin - 30 - ALE Pin :- It is Address Latch Enable pin. It is an active high output pin.

Function of ALE Pin :- ALE signal is used for demultiplexing & multiplexed Address / Data bus of Port P0 during external Memory interfacing.

② Pin - 9 - RST :- It is Reset pin. It is an active high input. When the signal on this pin is activated the microcontroller will terminate all activities & reset itself.

③ Pin - 39 → 32 are assign for port P0 as P0.0 → P0.7 respectively.

- Port P0 is Bidirectional
- It is Dual port
- It is I/O port.
- It is Bit as well as byte addressable.
- It is use in external memory interfacing to hold the address as well as to transfer data betⁿ internal & external Memory.

④ Pin - 21 - 28 are assign for port P2 as P2.0 → P2.7

- Port P2 is also Bidirectional port.
- It is Dual port.
- It is I/O port
- It is bit as well as byte addressable.
- It is use in external memory interfacing to hold the higher byte address of external memory.

1) Pin 1 \rightarrow 8 is assign for Port P1 as P1.0-P1.7

- It is used as a simple I/O port.
- It doesn't handle dual function.

Special Function Register.

- 8051 has 128 byte of special function RAM.
- The address of RAM. The address of RAM varies from 80H to FFH.

Unit 2: Programming model of 8051

Instruction function

There are many types of instruction function.

Data transfer instruction

Arithmetic — 11 —

Logical — 11 —

Bit manipulation — 11 —

Program control — 11 —

Interrupt related — 11 —

Machine control — 11 —

Every instruction execute in a different way

Classification based on instruction size.

Depending on how much memory space an instruction uses for its storage. It can be classified into

- One byte instruction
- Two byte instruction
- Three byte instruction.

Instruction set of 8051

Arithmetic instruction of 8051

1) ADD Dest, source

Holds content of source with destination & result is stored in destination.

Here destination is always accumulator A, source can be immediate data, register, direct or indirect address of 2nd operand.

Eg ADD A, #data

ADD A, R5

ADD A, Address

ADD A, @Ri Ri store address of operand

② ADDC Dest, source :- Add contents of source with destination also considering carry generated

ADDC $A \leftarrow A + \text{Address} + CY$
 ADDC $A \leftarrow A + R5 + CY$

Syntax

Label: Opcode	dest ⁿ operand	source operand
	<ul style="list-style-type: none"> • can be register CA, B, C, D / $R_0 \rightarrow R_7$ • direct memory locⁿ • Indirect \rightarrow • It can be any port but it can't be immediate data 	<ul style="list-style-type: none"> • can be any register CA, B, C, D / $R_0 \rightarrow R_7$ • direct memory locⁿ • Indirect \rightarrow • It can be any port but it can be immediate data.

e.g. 1) **ADD A, R0**

These instruction will add the content of with the content of R_0 & store the result in A.
 e.g.ⁿ $CA \leftarrow CA + (R_0)$

e.g. let us assume that

~~(A) = (011000)~~

let $(A) = 45H \Rightarrow 0100\ 0101\ 0$
 $(R) = 23H \Rightarrow 0010\ 0011\ 0$
 $(A) = 68H \Rightarrow 0110\ 1000\ 0$
 6 8

After executing above ~~of~~ instruction we have $(A) = 68H$

ii) **ADD A, <direct Memory location>**

ADD A, 35H

statement] The instruction will add the (A) with (35H) & store the result in A.

eg] $[A] \leftarrow (A) + (35H)$

eg] let us assume that

$(A) = 36H \Rightarrow 0011\ 0110\ B$
 $(35H) = 1FH \Rightarrow 0001\ 1111$
 $(A) = 55H \Rightarrow 0101\ 0101$

$\begin{array}{r} 0011\ 0110 \\ 0001\ 1111 \\ \hline 0101\ 0101 \\ \text{55H} \end{array}$

After executing above instruction we have $(A) =$

iii) **ADD A, <indirect Memory location>**

ADD A, R_i where $i \in 0,1$
 ADD A, R_0


Here R_i indicate indirect memory location & the pointer are R_0 & R_1 only.

statement] These instruction will add (A) with indirect memory locatⁿ pointed by R_i and then store the result in (A)

eg] $(A) \leftarrow (A) + (R_0)$

eg] let us assume that

$(A) = 39H$
 $(R_0) = 1FH$
 $(R_0) = 2DH$



(A) = 36 H \Rightarrow
(R0) = 20 H

0011 1001
0010 1101
0110 0110

0101 1100
60

After executing above instruction we have (A) = 66 H & AC sets.

iv) **ADD A, <PORT>**

ADD A, P₃

Statement] These instruction will add (A) with content of port P₃ and store the result in A.

Ex] (A) \leftarrow (A) + (P₃)

eg] let us assume that,

(A) = 10 H

(P₃) = 78 H

(A) = 10 H \Rightarrow 0001 0000
(P₃) = 78 H \Rightarrow 0111 1000
1000 1000

0000 0000
8

After executing above instruction we have (A) = 88 H & AC remain clear.

v) **ADD A, immediate data**

Here, an immediate data is preceded by # sign.

ADD A, # 36 H.

These instruction will add (A) with immediate data 36 H & then store the result in (A).

Statement

e.g.] $(A) \leftarrow (A) + \text{immediate data } (\#36)$

e.g

Let us consider
 $(A) = 5AH \Rightarrow 01011010$
 $(\#36H) = 36H \Rightarrow 00110110$
 $\underline{10010000}$
 9 0

After executing above instruction we have
 $(A) = 90H$ & AC sets.

#

ADD C A, #CACH (immediate data)

ADD C A, #CACH

put '0' in betⁿ # sign & first hex digit has character.

Statement] These instruction will ADD (A) with immediate data PCH with ~~the~~ carry & store result in A.

e.g]

$(A) \leftarrow (A) + \text{immediate data } (CY)$

e.g]

Let us assume that,

$(A) = F3H$ & immediate data = PCH.
 $(CY) = 1$

A
 $\begin{array}{r} F3H \Rightarrow 11110011 \\ + \text{immediate data } PCH \Rightarrow 10101000 \\ + (CY) \Rightarrow 1 \end{array}$

$\underline{11101000}$
 A 0

with immediate data
in (A).

After executing above instruction (D) becomes
A₀ & c₀ clears.

ADD <dest operand> <source operand>

- can be
- registers
- direct memlocation
- indirect memlocation
- ports
- can't be immediate data

INC (Destination operand)

- can be
- register
- direct
- indirect
- Ports
- can't be immediate data.

1) INC A

statement) These instruction will increment the content
of A by 1.

ex) (A) ← (A) + 1

e.g) let us assume that,

(A) = FFH.

(A) = FFH

+ 1 =

00H

1111 1111
+ 1 = 1
1111 1111
0000 0000
0000 0000

After executing above instruction (A) becomes 00H & AC, Cy, ov sets.

ii) INC DPTR

Statement] These instruction will inc. content of immediate data DPTR by 1

$$e.g) (DPTR) \leftarrow DPTR + 1$$

e.g)

$$CDPL = FFH$$

$$CDPH = 00H$$

$$\begin{matrix} DPTR \\ \swarrow \searrow \\ DPH \quad DPL \\ 00H \quad FFH \end{matrix}$$

$$(DPTR) = DPH$$

$$FFH$$

$$\Rightarrow 0000\ 0000$$

$$+ 1$$

$$0000\ 0001$$

$$1H \quad 00H$$

$$0000\ 0001$$

$$01H$$

$$\begin{matrix} DPL \\ 1111\ 1111 \\ + 1 \end{matrix}$$

$$\begin{matrix} 0000\ 0000 \\ + 1 \\ \hline 0000\ 0001 \end{matrix} = 00H$$

After executing above instruction (A) = DPH. become 1H & DPL become 00H, AC sets

iii) INC @Ri

INC @R1

These instruction will increment the content of indirect memory location pointed by R1

$$e.g) (R1) \leftarrow (R1) + 1$$

eg) (R1) = FFH

(C11) = FEH

(C11) \Rightarrow FEH \Rightarrow 1111 1111 1111 1110

+1
 (C11) FFH \Rightarrow 1111 1111 1111 1111

After executing instruction (C11) became FFH

DEC (destination operand)

- register
- direct
- indirect
- ports
- can't be immediate data

DEC A

statement) these instruction will decrement the content of A by 1


eg let (A) = 00H

(A) = 00H \Rightarrow 0000 0000

-1 \Rightarrow 1111 1111

After executing above instruction (A) became FFH & CY sets.

* SUBB <dest operand> <source operand>



i) SUBB A, <source operand>
SUBB A, B.

Statement] These instruction will subtract (B) with carry from (A) the store the result in A.

eq] $(A) \leftarrow (A) - (B) - (CY)$

eg] let (B) = 34 H \rightarrow 0011 0100
(B) = 3F H \rightarrow 0011 1111
(CY) = 1 \rightarrow 1

$$\begin{array}{r} 00110100 \\ - 00111111 \\ \hline 11110100 \\ \text{F} \end{array}$$

After executing above instruction (A) becomes 44 H & (CY) sets

ii) SUBB A, @R1
SUBB A, @R1

Statement] These instruction will subtract content of indirect memory location pointed by R1 & carry from (A) & store the result in A.

e.g.]

$$\begin{aligned} (A) & \leftarrow (A) - (C11) - C4 \\ A & = C9H \quad 1100 \ 1001 \\ (C11) & = A6H \quad 1010 \ 0000 \\ C4 & = 0H \quad 0 \end{aligned}$$

$$\begin{array}{r} 00101001 \\ 2 \quad 9 \end{array}$$

After executing above instruction (A) becomes 29H.

MUL AB

Statement] These instruction will multiply (A) with (B) & lower 8 bit register in A where higher higher 8 bit register in B.

Rule] The two operand must be A & B
i) Their should be comma in betⁿ two operand.
ii) ~~Don't change the postⁿ of A & B~~ Don't change the postⁿ of A & B

e.g

$$\begin{aligned} \text{let} \\ (A) & = 34H \quad 3 \times 16' + 4 \times 16^0 = 52D \\ (B) & = 52H \quad 5 \times 16' + 2 \times 16^0 = 82D \end{aligned}$$

$$\begin{array}{r} (A) = 52D \\ (B) = 82D \\ \hline 6264 \end{array} \rightarrow \begin{array}{|c|c|} \hline 1 & 8 \\ \hline 0 & A \\ \hline 0 & 0 \\ \hline 1 & 1 \\ \hline \end{array}$$

quotient
divisor / dividend
remainder

After executing above instruction $(A) = A8H$ & $(B) = 10H$
 i.e. $(A) = A8H$ & $(B) = 10H$.

DIV AB

Statement) These instruction will divide the A & B.
 & the quotient resides in A where remainder reside in B.

e.g) let, $(A) = 50H$ $\frac{16 \overline{) 50} \rightarrow 2$
 $(B) = 10H$ $\frac{16 \overline{) 3} \rightarrow 3$
 0

$\frac{16 \overline{) 10} \rightarrow A$
 $\frac{16 \overline{) 0} \rightarrow 0$

$\therefore (A) = 32H$ & $(B) = 0AH$.

SWAP A

These instruction will swap lower nibble with higher nibble.

higher nibble \longleftrightarrow lower nibble.

$(A) = CBH$
 $\therefore (A) = (1100\ 1011)$

swap A gives

$(A) = \frac{1011}{B} \frac{1100}{C}$

$\therefore (A) = 8CH$

Logical Instruction
The logic gate which perform basic logic operation are used here

* ANL (destⁿ operand) (source operand)
 2) ANL <30H> P3.

AND $< 30H >$

These ~~operation~~ instruction will perform logical AND operation betⁿ the direct memory location $30H$ & content of port ~~P3~~ $P3$ & store the result in direct memory location $30H$.

e_1^n $(30H) \in (30H)$ logical (β)
AND

e.g. let us assume that
 $C_{30H} = 3CH$
 $C(P_3) = FFH$.

$$\begin{array}{r} (30H) \quad 3CH \quad 0011 \quad 1100 \\ \text{AND} \Rightarrow \text{AND} \Rightarrow \text{AND} \\ (P3) \quad PFH \quad 1111 \quad 1111 \\ (30H) \quad (3CH) \quad 0011 \quad 1100 \\ \hline 3 \quad C \end{array}$$

#	ORL	dest ⁿ	operand ⁿ	(source operand)
1)	ORL	3BH	P0	

These instruction will perform logical OR operation (C33H) & (C6J) & store result in 33H.

$$e_q'' \quad (33H) \in \text{logical OR} \quad (33H) \in (P_0)$$
$$C_2H_6 + C_3H_4 = 73H$$

$$\begin{array}{rcl} (33H) & \Rightarrow & 73H \\ OR & \Rightarrow & 01110011 \\ (R_0) & & EFH \\ 3H & & 73H \end{array}$$

$$\begin{array}{r} 1110111 \\ \oplus 1111111 \\ \hline 0001000 \\ \hline 1H \end{array}$$

after executing above instruction $C33H$ becomes $1H$.

XRL destⁿ operand, (Source operand)

Statement) These instruction will perform XOR operation both CHs with (R_3) and store the result in A .

$$A \leftarrow (A) \oplus (R_3)$$

eg)

$$\begin{array}{l} \text{Let} \\ CH = 13H. \\ (R_3) = 89H. \end{array}$$

$$\begin{array}{rcl} CH & & 13H \\ XOR & \Rightarrow & 00010011 \\ (R_3) & & 89H \\ & & 10001001 \end{array}$$

$$\begin{array}{r} 00010011 \\ \oplus 10001001 \\ \hline 10011010 \\ \hline 9H \end{array}$$

After executing above instruction CH becomes $90H$.

CLR A

statement) clear the content of A.
It is 1 byte instruction & the operand must be accumulator.

e.g) let $CA = 1FH$.

CLR A

After executing above instruction $(A) = 00H$.

CPL A

statement) complement content of A (take complement of A.)

e.g) $(A) \leftarrow (A)$

e.g) let $(A) = 55H$.

$(A) = 01010101$

As complement

$(\bar{A}) = 10101010$

$\bar{A} \leftarrow A$

After executing above instruction $(A) = A0H$.

RL A

statement) Rotate the content of A to left by bit



= bit 1 \leftarrow bit 0, bit 2 \leftarrow bit 1

bit 7 \leftarrow bit 6.

e.g) let $(A) = 20H$.

= 001001101

∴ (A) =

0	0	1	0	1	1	0	1
---	---	---	---	---	---	---	---

After executing RL A.


A =

0	1	0	1	0	1	0
---	---	---	---	---	---	---

∴ (C4) = 5BH.


RLC A

statement) Rotate the content of A to left to carry.




e.g) let (C4) = 3CH & C4 = 1
= 0011 1100

Before rotation,




After Rotation,



∴ A = 79H.

After executing above instruction A become 79H.

RR A
statement] Rotate the content of A to the Right, bit by bit.



e.g) Let $(A) = 3FH$
 $= 0011\ 1111$

before executing,



After executing



$(A) = 9F$

After executing above instruction A became 9FH

RR C A
statement] Rotate the content of A to the Right through carry (like RLC.)

Data transfer instructions
 # **MOV** destⁿ operandⁿ < source operandⁿ >

can be

- > registers
- > direct Mem locⁿ
- > indirect Mem locⁿ
- > ports
- > can't be immediate data

i) **MOV <direct>, <indirect>**
 MOV 30H, @R1

e.g let $(R1) = 31H$
 $(C(R1)) = 20H$
 After executing above instruction $(90)H$ becomes $(20H)$

ii) **MOV DPTR, #1234H.**
 $\#1234H$
 $DPH \quad DPL$
 After executing above instruction (DPH) becomes $12H$ & (DPL) becomes $34H$

#3 MOVX A, @Ri, i = 0, 1
 statement These instruction will move the content of external memory location whose address is pointed by register R_i to ~~accumulator~~ accumulator (where $i = 0, 1$)

e.g let $(R1) = 40H$
 $(C(R1)) = ABH$
 \therefore After execution above instruction
 $(A) = ABH$

MOVX @Ri, A
 statement These instruction will move the content of the accumulator to the external memory location whose address pointed by R_i (where $i = 0, 1$)

MOVX @R0, A
 let $(R0) = 50H$
 $(A) = 25H$
 After executing above instrn $(C(R0)) = 25H$ OR $(50)H = 25H$

PUSH Direct.

XCH destination operand, source operand
[This instruction will exchange the content of destⁿ operⁿ & source operⁿ]

i) XCH A, R0

Let C0 = 53 H.

C0 = 26 H.

∴ After executing above instruction C0 = 26 H. & R0 = 53 H.

MOV A, @A + DPTR
These instruction will move the code byte to ~~an~~ accumulator whose address is obtained by A & DPTR.

e.g Let $CDPTR = 1500H$

$$CA = 52H$$

\therefore The address generated as

$$CA(DPTR) = 1500 + 52H = 1552H$$

Now, code byte of an address 1552 is then move to A.

Bit Manipulation / Boolean variable Instruction

i) **CLR Acc 0**

These instruction will clear the 0th bit of Acc

ii) **CLR P3.2**

These instruction will clear the 2nd bit of P3

iii) **CLR 20H**

These instruction will clear bit addressable DML 20H

iv) **CLR C / ~~SET~~ C**

These instruction will clear / sets the carry flag C

v) **SETB P3.1**

These instruction will set the 1st bit of port P3

$$C-9) (P3) = 00H \quad \text{bit 1}$$

$$\begin{array}{r} 0000 \\ 0000 \\ \hline 0000 \end{array} \quad \begin{array}{r} 0000-110 \\ 0010 \\ \hline 0010 \end{array} \quad \therefore \text{After Execution} \quad (P3) = 02H$$

in 8081 u/c

write c/program ^ to display on Port P1, array of integers. size of array is 5.

→ # include <reg51.h>
void main()

```

{
    unsigned int AR[] = {2, 3, 4, 5, 6};
    unsigned int n;
    for (n=0; n<=4; n++)
        P1 = AR[n];
}
    
```

write a C program in 8081 u/c to do sum of all element in an array. & display on Port P3.

→ # include <reg51.h>
void main()

```

{
    unsigned int AR[] = {1, 2, 3, 4, 5};
    unsigned int i;
    unsigned int sum = 0;
    for (i=0; i<=4; i++)
        sum = sum + AR[i];
    P3 = sum;
}
    
```

Jc rel address

Jump if carry flag is set & the control is transferred to specified address. Here the real address is present as it is or in 16 bit.

JNC rel address

Jump if carry flag is not set. The control is transferred to the specified address. C_{cy} = 1 control will continue with next instruction execution.

JNB bit, address

Jump if indicated bit is set and the controlled is transferred to specified address.

JNB bit, address

Jump if the indicated bit is not set then the control will be transferred to the specified address.

Back: JNB P3.1, Back

Here we will continue monitor first bit of Port P3 until it becomes 1. If it becomes 1, then we get out of the loop & start the program execution from the next instruction.

JBC bit, address


Here, check the indicated bit is set, if it is set then jump to specified address & then complement the indicated bit.

e.g

JBC P3.2, 300H where P3.2 = 1

As P3.2 = 1 ∴ we will jump to address 300H & also complement the indicated bit P3.2 = 0.

Branching Instruction: JUMP



JUMP

CALL

JC

JNC

JB

JNB

JSB

JNB

CALL

CALL

16-bit address

This instruction will call the 16-bit address & the program will start from that address. The 16-bit address is present at 2KB memory location. $9770 + A$

CALL

CALL

This instruction will call the 16-bit address here the address is a 16-bit & the range is available 63 Kbi.

JUMP

JUMP 11-bit address

As soon as jump to any where within 2KB range of program memory. If use 11-bit address, 2KB instruction

ii) JMP: unconditional jump
long jump within range of 64 kb
It uses 16 bit address
3 byte instruction

iii) JUMP:

This instruction will jump to the address
which is table

* RET

Return from normal subroutines.
It is does not require any

RETI

return from ISR (can level 1 service
routine)

JMP @ A + DPTR.

This instruction will jump to the specified
address generated by A + DPTR.

JZ address

Jump if equal to zero. i.e. continue
with next instruction.

JNZ address

Jump if not equal to zero. i.e. continue
with next instruction.

CJNE dest, source, address - 1

Compare & jump is not equal to zero.
Here destination & source operand cannot be
an immediate data.

DJNZ source, address

Decrement & jump if source content is not zero to specified address.

e.g

~~BACK~~ BACK : DJNZ R5, BACK

These instruction will continuously decrement & monitor R5 register R5 until bit becomes zero.

NOP (No operation)

It pause the microcontroller from the function.

U.DMP
mark #

Assembly Directives.

① ORG - (Originate) counter from the

- It originate location address.

(It is the starting point of program

e.g ORG 00H

It doesnot require any machine cycle

② END

It will stop the program execution or terminate the program.

The instruction after END directive will not be executed.

③ DB (Define byte)

e.g X DB 0A, 82H.

Here X variable is a byte type variable whose value is 8 bit.

④ DW (Define word)

It refered word type variable

eg X DW, 123456789, source SWTD #

Here X variable is a word type variable whose value is 123456789.

SWAR, 28 SWTD: SWAR 28

SWAR 28 SWTD: SWAR 28

SWAR 28

SWAR 28 SWTD: SWAR 28

SWAR 28 SWTD: SWAR 28

SWAR 28 SWTD: SWAR 28

SWAR 28 SWTD: SWAR 28

SWAR 28 SWTD: SWAR 28

SWAR 28 SWTD: SWAR 28

SWAR 28

SWAR 28 SWTD: SWAR 28


SWAR 28 SWTD: SWAR 28

SWAR 28 SWTD: SWAR 28

SWAR 28 SWTD: SWAR 28

Timer 0 Register:-

The lower byte of timer 0 is called TLo & upper byte register is referred as THo.



- These instructions can be accessed like any other register such as A, B, R0, R1, R2, etc.
- Instruction 'Mov TLo, #value' move the value into TLo.
- Instruction 'Mov R0, THo' move value of THo into R0.

Timer 1 Register:-

The Timer 1 register is also split into two bytes, T1H & T1L. These registers are accessible in the same way as register of T0.

Draw a bit format of TMOD register & explain function of each.

Timer has 4 operating modes. Both the timer use the register called TMOD to set the various timer operating modes. TMOD is an 8-bit register in which the lower 4 bit are set aside for timer 0 & upper 4 bit are set aside for timer 1.



① Gate:

The purpose of this bit is to start & stop the timer. It can be done by s/w or by the hardware control.

The start & stop of the timer are controlled by s/w by the time start bit TR0 & TR1.

This is achieved by instruction "setb TR1" and "clr TR1" for timer 1 & "setb TR0" and "clr TR0" for timer 0.

The setb instruction starts bit & CLR instruction stops it.

② C/T

This bit in the TMOD register is used to decide whether the timer is used as a counter or as an event counter.

If $C/\bar{T} = 0$ then timer operation is activated.

If $C/\bar{T} = 1$ then event counter operation is enable.

③ M1/M0: Timer operates in 4 different modes

These selection bits determine the M1/M0 mode.

M1	M0	mode
0	0	0
0	1	1
1	0	2
1	1	3

mode 0 \rightarrow 13 bit timer mode.
mode 1 \rightarrow 16 bit timer mode.
mode 2 \rightarrow 8 bit timer mode.
mode 3 \rightarrow split timer mode.

Indicate mode & timer selected for each of following.

```
MOV TMOD, #01H
MOV TMOD, #20H
MOV TMOD, #12H
```

We convert above value in hex to binary comparing with TMOD register structure we get

a) TMOD = 0000 0001
timer 1 timer 0

Here mode 0 of timer 0 is selected

b) TMOD = 0010 0000
Here mode 2 of timer 1 is selected

c) TMOD = 0001 0010
Here mode 1 of timer 1 & mode 2 of timer 0 is get selected.

TCON Register :- of 8 bits
Timer / counter control register (TCON) consist of control bits & flag. Only 4 of all 8 bits of this register are used for timer control & the other are used for time control through external interrupt.




Fig :- TCON Register

① TF1/0 :- Timer 1/0 overflow flag : set by hardware on timer/counter overflow

③ TRIS/0 run Control bit - set/clear by SW to turn timer / counter on/off.

④ IE1/0 edge flag - set by hardware when external interrupt edge is detected.

⑤ IT1/0 control bit - set / clear by software to specify falling edge / low level triggered external interrupt.

Addressing Modes in 8051 etc.

① Register ② Indirect ③ Relative

④ Direct ⑤ Immediate ⑥ Absolute

① Direct Addressing Mode:-

Direct addressing can access any on-chip variable or hardware register.

• There are 128 byte of RAM in 8051

• This mode is most often used to access RAM location 30H to 7FH.

• It is also possible both source & destination operand address can be specified.

e.g. MOV R0, 60H ; R0 ← 60H

Content of RAM location 60H is copied into R0 if 60H = 30H then M after that

instruction is executed

MOV 40H, A ; A → 40H

Content of A is copied into RAM location whose address is 40H

Explain how LED can be interfaced to Port P1.2 of 8051 μ C with neat diagram. write a program to blink the LED.




Fig shows LED can be connected to P1.2 of 8051. A driver may require if many LEDs are to be interfaced.

- Here LED is connected to Pin P1.2
- R is a current limiting resistor
- The anode is connected to 5V supply
- The cathode is get connected to Pin P1.2
- through R
- LED conducts when it is in forward bias so when voltage at P1.2 = 0. The LED is forward biased & current flow from anode to cathode into the port Pin P1.2.
- On the other hand when P1.2 = 1 (5V) the LED is not conducting as its anode & cathode are in same potential.
- To operate the 8051 software we need to cause LED become ON & OFF
- The hardware is run when there is a software support to it.

Program :-

Program 1: add OR and AND

0.31 SETB X P1.12
max make P1.12 = 1

back: PCALL DELAY 11 LED is on/off

CPL P1.2

|| Make P1.2 = 0

STMP in back

FMG

11 short jump to back

1able

#Timer, Counter, & Interrupt

list the no. of timer used in 8081 μ p.

timer 1.

- 8051 has two counter/timer.

Timer is used for to generate a time delay

2) Counter is used to count + 1 even if ~~if~~ happening outside the microcontroller.

timer can be divided into two parts

70

higher & bits
lower & bits

Tho

0711

丁

16 bits

higher 8 bits	lower 8 bits
---------------	--------------

T7-1

File