


VIRTUAL MEMORY

DATE : / /
PAGE NO. :

- 32-bit processor : Range : $0 - (2^{32}-1)$ address
- 32-bit machine \Rightarrow word size \Rightarrow 4 Bytes
- 64-bit machine \Rightarrow word size \Rightarrow 8 Bytes
- 16-bit machine \Rightarrow \Rightarrow 2 Bytes

Byte Addressable? because :

- ↳ ~~large~~ space
- ↳ most of data types are ~~1~~ byte, 1 byte - more accessible



pick program & put in RAM.

scheduler Healthy mix of I/O bound &


~~CPU~~ CPU bound process

which takes no time in computation

14-03-18

→ If all I/O bound : CPU is idle, prog. all in queue for I/O

→ If all CPU bound : all in ready queue \rightarrow waiting for scheduler \rightarrow WTT Teacher's Signature



	system libraries (linked with system file but not loaded)	dynamically linked lib. (DLL)
--	--	----------------------------------

- When loading in memory, there may be many routines which aren't needed at time of execution.

So, we use Dynamic Loading

↓

Routines / lib. will be loaded only if required. otherwise,

Kept on backup storage (HD)

in
modules

- Dynamically linked lib. : small piece of code → stub ↴
If this lib. is to be called, then how will it be called.
- ~~loaded~~ linked with prog. only when needed. Not initially linked.
- ILC : Increment by length of last instn.

2-pass Assembler

source file / $(2^{31} - 1)$ [2 GB]

B 250

CALL B

0

logical Add/

virtual Add

RAM

P3 150

4050 (Base 2)

3000


P1 1000

2050 (Base 1)

OS

0

all progs ready to exec.
OS decides which gets RAM



HD

where actually int in RAM : Physical Add.

→ Add. binding : Actually putting phy. add. in process. Maybe at:

① Compile time : We know where prog. will be loaded in RAM
at compile time only

relocation const. : 2000 (let say prog. is loaded at add. 2000)

↓

shift everything by 2000

add. binding has taken place at compile time.

Usually, this doesn't happen

② Load Time : If OS gives info. when it is being loaded.

So, I know relocation const.

③ Execution Time (Run Time) : know only at runtime.


→ Talking about RAM : (above diagram)

P1 & P3 loaded.

OS decides where they would be put

For P1 \Rightarrow 1000 : limit
P2 \Rightarrow 150 bytes : limit

Teacher's Signature



- Fetch, Decode & Execute.
- If add. binding took place at compile time \rightarrow P1 will be loaded at 2048 every time because put at compile time : can't be changed. Same is problem with load time. Usually, we don't prefer it.
 If 2048 isn't free \rightarrow P1 can't be put. (Hardbounded add.)
 OS don't prefer this

\rightarrow add. binding takes place at run time.

P1 total size : 2 GB

when CPU generates add., it generates logical add.

only (+ nt in instⁿ)

P1 is generating all 2GB add.

\rightarrow MMU : logical $\xrightarrow{\text{mapping}}$ physical

Suppose, prog. is malicious \Rightarrow want to access other user's

Prog.

In P1, write JUMP 4100

↓

can

Through mapping, go to there, but this isn't allowed


↳ No process can access other process's add. space
 (Security issue)

* logical add. \Rightarrow base (should be)

SARF


DATE:	/ /
PAGE NO.:	

- * There should be checks at MMU to restrict this.
(2000 has been added to all instns already)



- Base & limit are stored in some reg. for each process

8/6/18



ILC		image (.exe)		
0	ADD R1, R2	2000	201000	
4	MUL ...	1004	100400	
8	CMP ...	2012	201200	after shift
12	JMP B	2012	201200	binary for 100
100	B: SUB	100	100000	

Assuming All inst \rightarrow 4B

Metadata (info. about object module & reloc const.)

→ At compile time

→ suppose, at compile time only, I know this prog. will be loaded at 2000 only. \rightarrow I can already shift all add. by 2000 at time of compilation only.

→ everything is hard coded at compile time only.

→ There's no flexibility for OS now. It always have to be loaded at same place in RAM

Teacher's Signature

Add. Binding

→ 2100 is already in program loaded

→ At load time, OS adds 2000 at time of loading

→ again hardcoded in Image when CPU sends add,
this is time it checks if
base add < base limit

→ At run time, even image has JUMP 100, prog loaded
in RAM still has JUMP 100

Now, at exec. time, 100 will be sent to CPU.

It'll check it is within limit or not.

Yes → MMU will take care

↳ has relocⁿ const., add it to 100 & then,
phy. add. will be generated.

→ gives or flexibility of putting the program anywhere in
RAM

→ Suppose 5 processes are in Job Jobpool

→ Backing store: All processes in Ready Q are kept here.

Small, fast HD: can be in main HD or separate

OS may use it or not. (associated with RAM)

↳ either put in RAM and give CPU 1 by 1
suppose high pr. process come in HW &
no space is available we take 1
process & put in Backing Stor. Many
OS avoid using it due to Overhead

A prog. can be a

→ given max. memory

→ brought back to Backing stor

→ swapped. ⇒ 1) lot of Overhead (time ↑)

2) If I/O interactⁿ: I/O buffer used

somewhere in RAM

suppose we swap P1 with P2 ⇒ need to
make sure there is no I/O performed.


→ If swapping: better to use OS memory for

I/O buffer. ⇒ P1 ke life buffer

abhi bhi available noga. P2 ^{Teacher's Signature} access it.

- Backing store is same as swapping area
- Jobpool: list of processes which are ready to execute & some of them are picked by long term scheduler & put in Ready Q whole process needs to be put together
- 2 ways of loading RAP programs in RMM: (Contiguous Mem Alloc)

I) Multiple Partition Scheme: 4 KB - partitions +



os mem
(vt)

give it

→ Each time bring a process, put ~~it~~ in a part"

→ Now, another process needs to be brought in of size 6 KB
(If came earlier: can give 2 partitions to it)

Now, can't bring it because no contiguous mem. space are available.

→ This leads to Internal fragmentation

(Each block is internally fragmented to holes)

→ Even though mem. space is available, ^{process} can't be brought in RAM. ^{can't use it}


→ Wastage of memory

→ couldn't do anything to avoid holes

Teacher's Signature

2.) Variable Partition Scheme :

not defining block as such



suppose P1 had to go for some I/O, \Rightarrow gone out of ready Q.

\Rightarrow swapped out P1

suppose P2 came \Rightarrow hole

P4 swapped \Rightarrow hole

holes created
outside add. space
of process

No block system here

\rightarrow External fragmentation is taking place

(external to ~~the~~ process : whatever fragmentation is taking place)

\Rightarrow again can't allocate 10KB program mem.

\rightarrow If N allocated blocks



\Rightarrow 50% rule

0.5 N blocks are fragmented
(not used)

\rightarrow what can do? Compaction

move all processes towards 1 side & holes to another side

Teacher's Signature

Or keeps track of holes & processes

DATE:	/ /
PAGE NO.:	


Suppose PG comes \rightarrow 2 KB size
 \downarrow

algorithms to put it :


a) First fit : scan list (from top / bottom)

1st hole where it can be put : put it over there

adv. : \rightarrow don't have to scan full list



disadv. \rightarrow creating lots of small holes




b) Best fit :

disadv. :- scan full list

adv. :- find best hole (minimizing no. of holes)

c) Worst fit : giving largest hole possible



adv. : holes created are of larger size

- o) ^{in some} Some cases, a) works better, b) works better
c) usually never works better.

Teacher's Signature

→ Again compaction can be done \Rightarrow add. are changing again

Can do Runtime

Add. Binding Only

→ Compaction also has its own overheads.

19/3/18


→ External fragmentation can take place in swapping area also (HD)
Doing compaction over there is not possible.

Good approach for memory management: Paging

Eg. logical address : 512 bytes \Rightarrow 9 bit add. is needed.

RAM : 128 bytes \Rightarrow 7 bits needed for phy. add.

(Virtual)



→ 32 bit processor \Rightarrow CPU can have $2^{32}-1$ addresses (logical)

→ OS knows about phy. add. & ~~bits~~ logical add.

Teacher's Signature

Frame / page frame

DATE:	/ /
PAGE NO.:	

Suppose, partition size : 16 bytes each

$$\Rightarrow \text{No. of frames in RAM} = \frac{128}{16} = 8$$

$$\text{No. of virtual pages in V.M.} = \frac{512}{16} = 32$$

\downarrow
16 bytes each


logical add : 20 0 0 0 0 1 0 1 0 0 \rightarrow logical add. : 9 bits

I can either say logical add. 20

or I can say VP 1 offset 4 (20 - 16)

32 V.P. \Rightarrow 5 bits needed to specify V.P.

16 bytes each \Rightarrow 4 bits needed to give offset



Add. 56 : VP : 1 3 Offset : 8

$32 + 3 \times 16 + 8$

0 0 0 1 1 1 0 0 0

\rightarrow Many times, much part of code isn't needed. so, OS only loads that part of code in RAM which is needed.

\rightarrow Suppose it loads VP3 in PF5

Now, PC is increment & PC goes to add. of VP4. It'll

pick VP4 & put it in PF2 (let say), when VP4 was


running, there was a function call which was in VP1.

so, now, VP1 will be picked & put in PF7. Return to go to signature
to VP4. Don't know add. of VP4. \Rightarrow OS has to keep a

- 1) frame table which has list of all available frames in RAM.
- 2) for each process, it needs to maintain a page table.

P1

page
table



VP3 \rightarrow check index 3 of 1 Page table

\hookrightarrow in PF3 \rightarrow 5 is stored at 3rd index of Page table

Physical address : 1 0 1 1 0 0 0 → Offset will remain the same
 Page Frame offset

Suppose addl = 56 \therefore VP : 3 offset = 8

VP 3 maps to frame 5

10 | 1 0 0 0

64 + 16 + 8

64 + 24

= 88 \rightarrow phys.

\rightarrow add. generated

$\rightarrow 16 \times 5 + 8 = 88$

Teacher's Signature

typical frame size : 1 KB

DATE:	/ /
NAME:	

- As there could be multiple processes in RAM.
- If RAM is full \Rightarrow swapping will take place
- At the time of context switching \Rightarrow state of process is stored in PCB.

Similarly, here, PCB now can store state here

How to decide Page size?

- If too less :
 - No. of page ↑
 - No. of virtual page ↑
 - \Rightarrow Page table ↑ \Rightarrow lot of mem. needed

- If too large :

No. of page ↓

No. of v.p. ↓

Swapping will be ↑ (replacement ↑)
↳ if page size : 500 bytes

↳ last page me fragmentation of 12 bytes lost due to

On an avg., there is a change of 0.5 internal fragmentation on last page. (jo wo use kar raha h, uska last page)

\Rightarrow here, page size too large \Rightarrow avg. internal fragmentation ↑↑.

- Assuming P1 & P2 in RAM :

When P1 is going to run, all registers will store its state & save

when context switching : store registers

This is possible only when page table ↓.

If PT ↑ : \Rightarrow RAM me has process ki page table store hogi.

- Suppose P1 ki page table at add. 100

P2

add. 150

Teacher's Signature

In CPU (or MMU), I will have a PTBR
Page Table Base Register
 stores physical add.

If P1 is running \Rightarrow PTBR \rightarrow 100 \Rightarrow mapping will occur with Page table
 P2 \Rightarrow PTBR \rightarrow 150
 (points to add. 150)

~~2/13/18~~

size(phy mem) > size(VM)

\rightarrow Page size = 1 KB

No. of bits req. for offset = 10 bits = 8 d

LAd : has 4 pages \Rightarrow 12 bits req.

Phy mem = " 8 " \Rightarrow 13 bits \Rightarrow

\Rightarrow No. of entries in Page Table = 4 { 4 pages in VM }

\rightarrow size of each entry in page table

↓
Frame no.

↓
3 bits (just putting frame no.)

It can access : $2^3 \times 2^{10}$ addresses $\xrightarrow{\text{1 offset}}$

\rightarrow If Page Table is too small : can use register for each page. On context switch, values of registers are modified

\rightarrow If Page Table is large \Rightarrow keep it in RAM only

Teacher's Signature

Ki page table

~~is loaded~~ ~~sets~~


e.g. P1 RP pages treated 100 - 180
 P2 " " " " : 200 - 250

→ in P1

→ LOAD 500, RI : direct add. mode

↳ whatever is in add. 500, put it into RI → Mem' access

→ 500 : L Add. mem



500 is put into add. bus

MMU has PTBR. Since P1 is running, pointer for P1's Page Table is in PTBR

500 : _____ | : check Page table in which frame this page is in.

↓
go to that frame, add d, access loc & bring data to CPU.

→ If 500 waala page isn't brought into RAM, it'll be brought from backing store & page table will be updated.

→ If a memory access takes 100 ns

→ first access memory to access page table & get frame & then compute f + d, access that add. in RAM

→ 2 memory accesses required for 1 instn.

Teacher's Signature

- We don't want that.

(doing that because Page Table is in memory)

To avoid this : Bring Page Table to Cache


However, won't use Data & Exec" cache here.

We have : Translation Lookaside Buffer (TLB)

↓
actually a cache
(could be in MMU or separate memory)
related to transl' of add. from logical to physical

It's small → can't bring full Page Table to TLB.

1st time add. comes → check in TLB



If P_i was running, 1st time there'll be a miss. Once it's accessed, I'll bring some entries in TLB.

↓
has 2 values (atleast)
[Page No. & Frame No.]

* In original Page Table : It was complete = just needed frame no. (indexed into Page No.)

There is no page no. here. Only has frame no. → If put into TLB → have to store page no. also.

(found entry in TLB)

DATE: / /
PAGE NO.:

TLB hit

→ (f+d)

→ Suppose, we check TLB & get frame no. ? add ~~f+d~~ & access that add

→ If TLB miss : have to access Page Table in memory, take frame no. & add d

↳ put in TLB also (either only this entry or a group of entries)
(parallelly)

→ So if hit rate = 80% \rightarrow 80% of time, entry is found in TLB

Mem. access = 100 ns

TLB access = 20 ns.

$$\text{hit} : 100 + 20 = 120$$

$$\text{miss} : 100 + 120 + 100 = 220$$

(Hit occurs in TLB \rightarrow low)

Effective mem. access time

$$= 0.8(120) + 0.2(220)$$
$$= 96 + 44 = 140$$

23/3/18

→ Can have cache on the processor chip for faster access
↳ L2 cache b/w processor & RAM.

① In cache (TLB)
→ apart from width, we've valid / invalid bit
is also present

	10	0			
1	11	0			
2					
3	1	1			
4	15	1			
5	10	1			
6					
7	11	0			

valid/invalid bit → Read / Write permission

Initially, when not brought into RAM,
all bits = 0

Page Table in ~~RAM~~ RAM

Teacher's Signature

Suppose Page 4 was brought & put in frame 15
* valid bit = 1

at execution time:

check page no. 4 \Rightarrow also check valid bit

if = 0 \Rightarrow invalid \Rightarrow The page is not brought in RAM

or I'm trying to access an add. which isn't map in my add. space

Suppose

logical


If \rightarrow In my add. space \Rightarrow bring page to RAM & modify bit = 1

If \rightarrow Not in my " " \Rightarrow Trap to OS (error cond" will be generated)

② Next is Read / Write / Execute permission
also stored in Page table


STORE R1, 2500 \rightarrow log. add.
= store value of R1 in 2500 mem. add.

WRIT Opⁿ



\rightarrow Write bit = 0 \Rightarrow Only read & execute permissions.

If want to write (STORE) \Rightarrow again an error.



- 7 When working on editor
- 8 copy editor ~~new work~~
- 9 code of editor will be loaded in your add. space (logical) \hookrightarrow image
- 10 P2 also using editor. It'll also have copy of codes

Teacher's Signature

Editor \rightarrow type of app's are shared

DATE: / /
PAGE NO.:


Now, P2 also needs to be loaded. But OS sees code1 & code2 are already in RAM.
 \downarrow
Shared.

\Rightarrow Map code1 \rightarrow 3 & code2 \rightarrow 6. Only data part'll be diff.


3 & 6 : Shared Pages
 \downarrow
+ .

Shared memory : Pure Pages : can't be changed

\downarrow
Only read mode (no write mode)



Phy. Mem. will have just 1 copy of it.
Log. add. will be diff. for both



\Rightarrow 5 bits needed for add


Physical
11
64 Bytes
11
6 bits α for add.

PDP P d

f i d

Teacher's Signature

Different Structures of Page Table



Basic Page Table : linear table (starting address and take)


→ suppose I have 1 million pages → Page Table has 1 million pages.
→ contiguous space needed in RAM : very large space



Break Page Table in RAM

② Hierarchical Page Table

Break page part (here: 3 bits) into two parts



Now, PTBR will store Base add. of Outer Page Table (1000)

\Rightarrow 000 : 0 of BT Outer will store 2000


- have put 4 entries, 2 entries, e, 2, 2 somewhere else
- & have ptr to ptr.

\rightarrow 101 : 2 of Outer \Rightarrow $\Rightarrow f_4 \Rightarrow f_4 + d$

Add. is still longer \Rightarrow can make 1 more layer

③ Hashed Page Table

- can have Page table in form of linked list in case of Hash func (using page no.)



④ Inverted Page Table

Right now, we have 1 Page Table per process.

Now, we'll have 1 Page Table for complete memory.

Mapping will be from Frame \rightarrow Page

page table for P1

15		7		P1	
P2 - P3	12	8			
P4 - P5	10	9			
P1 - P0	7 (Page 0 of process 7)	1			
P6 - P7	3	2			
	0				

RAM

Teacher's Signature

- Earlier, had different page table for different processes.
- Rather than keeping track of pages, we will have keep track of frames.
- Other way : have 1 common table

↓

will have all frames in RAM

Mapping : Frames → Pages

pid	page
0	
1	pid ₁ 3
2	pid ₁ 1
3	pid ₁ 2
pid ₂	0
pid ₃	0

→ Inverted Page Table

Now, when logical add. is generated : pid, page & offset will be generated

check whole table, find pid & page → index will give me frame

frame + Offset


give as physical add.

- This can't be used in case of Shared Pages. (1 index can't have 2 entries)
- In this case, if you've shared code, you'll have to keep multiple copies of the code.

- Searching will become complex if no. of frames is too large.

Teacher's Signature

User view : (Synonym to User view of a particular app)




→ segmentation

logical add. generated is
of form

s ! d

- it's not linear form of addresses (like pages) un → fixed size
- very similar to paging : all segments can be of diff. size.

Here, we have segment table



segment table

Each segment is going to be loaded somewhere in memory.

- Have to keep track of base & limit of that segment.

if $d > \text{limit}$

\uparrow
 d will be checked

by limit

trap to OS

$$\boxed{1. \text{ phys. add} = \text{base add.} + d}$$

- If I used paging \Rightarrow all segments will be in pages.

($\frac{1}{2}$ main in some other frame, $\frac{1}{2}$ main somewhere else)

Teacher's Signature

→ Here, all inst's in main are available together

→ Not have to jump again & again from 1 frame to another.
Disadvantage: If segments are too large : may have to swap with some other process (Replacement Algo)

→ Many systems use comb' of Segmentation and Paging.
 (Divide segments into pages)

Advantage: more synonym of user view

→ Each approach will have its own advantages and disadvantages.


⇒ Suppose 25 pages are there in ~~the~~ VM. → P1

Many times, some routines are to be called only when there is some exception

should be brought

in RAM only when required → Demand Paging

Demand Paging → all pages available in swap area
 P1 is about to execute. → in Backing store
 (in swap area → in Ready Queue)



Jobpool : who want to go to RAM & get CPU

156 pe → 1st instn : checked Page table : valid bit = 0 → page not in RAM

∴ It is needed now.

↓
No frame entry available

Page fault : when required mem. reference is not available in RAM.

Teacher's Signature

→ Demand Paging : may cause Page fault

Subject:	
DATE:	/ /
PAGE NO.:	

Now, what will happen ?

- Disk has to be accessed
- Page has to be brought into RAM.

Page Fault : msg to OS.

- OS will give request for Disk access. (device access : Process can't use it directly)

↓

this process goes in device queue
for HD → waiting for some I/O.

- while this process is not running, CPU will be assigned to some other process

- meanwhile, page will be located in disk & trans

- look for free frame in RAM & bring page.

- Update Page Table for that process.

- If no free frame → some frame has been taken out
update its page table also.

- Table maintained by OS (of all processes) also needs to be updated

- Process 1 is again in Ready Q with updated PT

- TLB ki PT also needs to be updated.

- ~~May be~~ CPU scheduling also occurring

- May be some replacement algorithm is also working.

- Agar ~~it's~~ isif 1 ni process n: No need of demand paging
↳ directly pages ko RAM me load karte.

- Global PT which OS is maintaining is also updated.

- has to decide which page has to be replaced if RAM is full.
Only In Demand Paging :

- * All pages are in backing store: bring required page to RAM.

- No. of Page fault v/s degree of multiprogramming :

This is calculated

Teacher's Signature

accessing RAM : 100 ns
 cache : 10-15 ns
 HD : ms

DATE: / /
 PAGE NO.:

→ If $P_1 \rightarrow 25$ pages & RAM size = 50 pages

Degree of multiprogramming : 2

28/3/18

→ Suppose Page fault rate = p

Memory access time = ma

How many times page will be available in RAM? $1-p$

$$\text{Eff. Mem. access time} = \frac{(1-p)ma + p \times \text{page fault time}}{\text{ns}}$$

↓
accessing the HD.
(ms)

If page fault rate $\uparrow \Rightarrow$ eff. mem. access time $\uparrow\uparrow$.


→ have to minimize p .

•

- 1) Can \uparrow no. of frames : Page size ~~↑↑~~ $\downarrow\downarrow$
 - Size of page table \uparrow
 - Internal fragmentation
 - + can cause lot of page faults.

↳ If a frame alloc'g algo.

↳ If all frames are full. → need frame replacement policy



B → goes back into Backing store

→ whole page is to be written
into Backing store

↳ will take some
time.


(Disk access time + writing back)

in HD

Teacher's Signature

To minimise this access time

- ⇒ can use Dirty bit / Modified bit : any will opn
with every page : have "dirty". If I've made any change in Page in RAM, bit = 1.
When replacing, check bit into
if bit = 1 ⇒ need to write backing store
bit = 0 ⇒ Original copy is already in HD
simply overwrite it by bringing new page.



Now P_1 has given fork() system call.

↳ child process is created with exact replica.

- when new code is written in P_2 : new pages'll come in RAM at A₁, B₁, C₁.
- If not ⇒ we're wasting frames putting exactly same pages

↓
It asks child also to share the same pages.

- P_1 & P_2 both are running at same time.
- When P_2 wants to change a page, then only OS will make a copy of that page & P_2 will make change in that so page of parent proc. doesn't change.

This technique is called : Copy-on-Write (COW)

child will get its own copy of pages only when it needs to make a new copy & make changes in that only.

- Even if parent is making change, copy will be created for child.

Page Replacement Algorithms :

1) FIFO

7 0 1 2 0 3 6 4 2 3 0 3 2 1 → Virtual Page no.
↑ ↑ p

Only 3 frames in RAM. Count page faults

7	F (Fault)	
7, 0	F	7 0 1
7, 0, 1	F	
7 x	2, 0, 1	F
2, 0, 1	x	0, 1, 3 F
0 x	2, 3, 1	F
2, 3, 0	F	
4, 3, 0	F	3 frames → 11 F
4, 2, 0	F	1 frame → 14 F
4, 2, 3	F	
0, 2, 3	F	
0, 2, 3	x	
0, 2, 3	x	

Teacher's Signature

If ↑ frame no. \Rightarrow no. of F ↑

1 2 3 4 1 2 5 1 2 3 4 5
 ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓
 2 3 4 5 6 7 8 9 10 11 12 13

3 frames : F F F F F F F X X F F F V \Rightarrow 9 F

4 frames : F F F F X X F F F F F P \Rightarrow 10 F

\hookrightarrow Even after ↑ frame no. \Rightarrow no. of F ↑ : Belady's Anomaly.

2) Optimal Page Replacement Algorithm :

Replace that page which will not be used for longest period of time \Rightarrow looking into future.

\rightarrow same eg :

7	F	7 0 1 2 0 3 0 4 2 3 0 3 2 1 4 9
7, 0	F	↑↑↑↑↑↑↑↑↑↑↑↑

7, 0, 1 F

2, 0, 1 F \rightarrow 7 isn't used for longest period of time

2, 0, 1 X

2, 0, 3 F \rightarrow replace

2, 0, 3 X

2, 4, 3 F

2, 4, 3 X

2, 4, 3 X

2, 0, 3 F

3 frames : 8 F

X

X

F



\Rightarrow can't look into future. \rightarrow need to know complete reference string.

Teacher's Signature

int $a(100)$
 $a(0) = 1$

Ex (99)
Date: _____
Page No.: _____

→ this is just used for comparison with other algo (reference program)

3) LRU:

7 0 1 2 0 3 0 4 2 3 0 3 2 1

7 F

7, 0 F

7, 0, 1 F

2, 0, 1 F

2, 0, 1 *

2, 0, 3 F

2, 0, 3 X

4, 0, 3 F

4, 0, 2 F

4, 0, 2 F

4, 0, 2 F

3 frames : 10 F

7 0 1 2 2

0, 3, 2 X

0, 3, 2 X

0, 3, 2 F

→ most commonly used

in PT

→ Implement : 1) Put time of use \rightarrow for each page. When full $\rightarrow \min(\text{time of use}) \rightarrow$ replace that page.

(use counter)

2) Use stack : Bring a page : push (doubly linked list)

TOS : most recently used.

use
double list.
already had 0, again got 0
remove 0 & push on top

Page at BOS : least recently used.

Teacher's Signature

→ causes a lot of overheads.

4) LRU Approximation :

→ can have LRU approximation : keep reference bit

if 1 → used recently (following LRU)
0 → not " "

→ may use Additional Bits (Ref. bits)

In page table : have ref. bits

Let → 3 bits 0 0 0 → Initially

when pages are brought 1 0 0 → 0 1 0 0 0 1

page 3


shift
1 0 0 → 0 1 0

Page 5

shift
1 0 0

whichever value is least ⇒ it is LRU ⇒ has to be replaced

2 3 ② 5 ③ 0



because 2 has come

X 0 0 → 0 1 0 $\xrightarrow{2}$ 0 0 1 $\xrightarrow{5}$ 0 1 0 $\xrightarrow{3}$ 0 0 1

1 0 0 $\xrightarrow{2}$ 0 1 0 $\xrightarrow{5}$ 0 0 1 $\xrightarrow{3}$ 0 0 0

1 0 0 → 0 1 0

↑
if referenced,
put 1 here.

Page replacement : check value of reference bit)

↓ which page will be replaced?
 → 23524 when 4 comes

2	100	$\xrightarrow{3}$	010	$\xrightarrow{5}$	001	$\rightarrow \emptyset$	000	$\Rightarrow 4$
3	0 100	$\xrightarrow{5}$	010	$\xrightarrow{2}$	001	$\Rightarrow \emptyset$		
5	100	\rightarrow	010	\Rightarrow	2			

→ Page 3 will be replaced when 4 comes.

5) Second chance Algorithm :

0 4 1 4 2 4 3 4 2 4 0 4 1 4 2 4 3 4
 ✓ ✓ ✓ ✓ F F X F X F X X X F X F X F X F X \Rightarrow 9 F : 18 references

- ↳ I'm going to attach a ref. bit (2^{nd} chance) to each page.
- ↳ Everytime new page is brought bit = 0
- ↳ " page is referenced, ref. bit = 1
- ↳ If a page is to be replaced, we will go in Round Robin manner & check ref. bit (starting from ptr)

If bit = 1 → make bit = 0 : got a second chance.

1 means it's recently used
 bit = 0 → replace that page

→ 0	0	0	0	0	0	0	0	2	0	2
.	→ 0	4	0	4	0	4	1	4	→ 1	4
.	.	→ 0	1	0	1	0	1	0	1	0


4 is referenced
 → ptr is not moving
 just checking

replace since ref. bit = 0
 ptr went move

0	2	→ 0	2	→ 0	2	→ 1	2	0	2	→ 0	2
0	4	0	4	1	4	1	4	1	4	0	4
→ 0	1	0	3	4	0	3	0	1	0	1	0

1 found ref bits
 3 comes 2nd chance replace by 3

2nd
 Teacher's Signature
 chance




- If it had been a regular algorithm, I would've replaced 4 so many times.

Backing store : In Disk (sometimes, called Paging Disk)


- When a page is replaced (1 by 3) → 1 has to be written back into disk assuming dirty bit = 1.
OS keeps pool of free frames ↳ First write 1 in disk, then only transfer 3.

RAM



Now,

while 2 is being written in Paging disk, we'll transfer 3 in free frame pool
doing parallelly



- Free frame table / is also to be maintained regularly
- Page table

Teacher's Signature

Allocation of frames (Assume no free frame pool)

100

No multiprogramming

(85)
for user

15 frames OS

4

1 process in RAM at any time

96

16

0

0

Logical space
for P₁P₂

P₁ is running & demand page
is executing

→ Till 85 references : no problem
to diff. pages

→ After that → Page Replacement will occur.

b) If Multiprogramming allowed ?

How to allocate frames to processes ?

c) Equal Allocation :

$$\eta = \frac{m}{p} \rightarrow \text{no. of frames}$$

$$\qquad\qquad\qquad \rightarrow \text{no. of processes}$$

$$= \frac{85}{2} \approx 42$$

↳ Not sensible

d) Proportional Allocation :

$$S = \sum S_i = 97 + 17 = 114$$

Teacher's Signature


$$\eta_i = \frac{s_i}{S} \times m$$

$$\eta_1 = \frac{97}{114} \times 85, \quad \eta_2 = \frac{17}{114} \times 85 \quad (\text{get approximate value in int})$$

(Total can't exceed 85)

→ The no. of pages allocated in RAM > min. no. of pages required by that process
 (If not so → If many P.F.)

↓ how do we know this



Indirect

LOAD R2, @2800 → whatever is in 2800, go to that add, & put value in R2

→ Now, it has to bring P4 next.

Now, I need to bring 450

→ Every time I access memory locⁿ, I've to bring that page into RAM.

⇒ Min. No. of frames in RAM depends on TSA.

If no indirect add. ⇒ no need of all this.

⇒ no. of frames req. ↑

Teacher's Signature

Eg: LOAD R4, @ @ @ 2600 \rightarrow 3-4 levels of indirect add
 ↓
 It'll ↑ no. of frames required by this process

* No. of levels of indirect add. \propto ^{min} no. of frames required by a process

→ We say: 15 frames in free RAM

P1 → 7 ^{3 processes}
 min no. of frames \Rightarrow lots of Page Faults will occur.

As we've allocated only 5 CPU utilization &c
 If OS free's a condⁿ like this, it'll suspend some free pages & free the page

* CPU utilization is monitored regularly to know if lot many PF or not.

CPU utilization \downarrow : 2 possibilities:

- OR
 - ↳ lots of I/O \rightarrow lots of Page faults happening
 - ↳ degree of multiprogramming is low

→ Suppose all frames are full & P2 need another page \rightarrow
 Some replacement should occur

Global Page Replacement Policy

Local Page Replacement Policy

i) Global Page Replacement: It can take frame from other processes also

ii) Local Page Replacement: Replace ~~with~~ pages which are in frames allocated to that process only

RAM

Ex:

P3	10
P3	9
P1	8
P2	7
P1	6
P2	5
P1	4
OS	1, 2, 3

If FIFO PI: 1 2 3 4 1 2 3

Continuous P.F.

Process starts "thrashing"


P1 needs another frame,

will run only for
more pages

- 1) LPRP \Rightarrow Possible Pages : 4, 6, 8 (can use any replacement)
 algo. within 4, 6, 8
- 2) GPRP \Rightarrow All of them 4, 5, 6, 7, 8, 9, 10

Global better \rightarrow have more framesduadr. \rightarrow scan whole list, \hookrightarrow 4 replaced ~~recent~~ pages of P2 \Rightarrow Pages of P2 + \Rightarrow P.F. \uparrow \Rightarrow P.F. behavior depends on other processes
alsoLocal \rightarrow P.F. behavior depends only on visits of that process.Multiprocessor:

- \rightarrow have some local memory attached to each processor



Teacher's Signature

P1 Time taken by
P1 to access ①

access ②

Non-Uniform
memory Access
(NUMA)

Allocation,

→ Algo. should be s.t. if P1 goes to P1 → It should be allocated frames in mem. which is near to P1 ①

⇒ If UMA → can allocate frame anywhere

→ If I follow Global RP → Thrashing may ↑

Local RP → limits Thrashing, to that process only

↓
CPU utilization ↓

OS thinks may be I should ↑ degree of multiprog.

↓
Bring more processes

↓
Frames allocated
Pages of to each process ↓

More thrashing ←


→ How to see how many frames are required by a process?

1) Working set Model

⊖ Δ - working set window

Let $\Delta = 5$ (maybe, after some time (ms))

Reference String : 1 4 3 4 1 2 7 8 2 1 3 1 5 2 1



At this moment,
working set size = 4

Let

for P2 = 8
for P3 = 5

working set size for
all processes

$$\text{Demand} = \sum w_{SS_i} = 15$$

If $D > m \rightarrow$ Threshing will occur.

- + maybe, OS should try to fulfill demand of 1 process & check if it can fulfill D of others also or not

2) Page Fault Frequency (PFF)

$PFF > \text{Threshold} \Rightarrow$ Suspend processes
needs more pages

$PFF < \text{Threshold} \Rightarrow$

If 3 P \Rightarrow monitor PFF for each


$PFF(P_1) \& (P_2) < \text{Threshold} \wedge P_3 > T$

\Rightarrow OS will take 1 or 2 pages & give it to P_3

\rightarrow All are above Threshold \Rightarrow suspend the processes

6/4/18

\rightarrow Everytime I want to R/W on a file : have to access disk.



Teacher's Signature

To minimize this disk access,

↳ can use a memory

⇒ whenever a file is needed, we map it to virtual memory of that file.



Just like other pages, this page will also be brought to RAM → also be part of PT of process

(Instead of system call & accessing disk)

This is called, Memory mapped files

attached to add. space of process.

→ Memory - mapped I/O :

I/O ^{can be} are given certain add. space in memory.

& communicating through this memory only

↳ eases access to I/O device

↳ time ↓

→ File : A collection of related info.

~~to do something~~ for user, it is smallest unit you can store in secondary memory.


→ OS maintains some d.s. → Queue, Stack, ~~Books~~ etc..

→ suppose it creates d.s. → capacity 500 KB. & page

size = 4 KB. It'll have to use page to store data in disk → Internal Fragmentation

Allocating Memory to Kernel

1. Buddy System :



After **ds** is completed, there will start

combining : Coalesce


→ If somewhere in b/w, **127 KB** came \Rightarrow can assign **(2)**
200 KB \rightarrow **—** **(3)**

(1) & **(2)** finished \Rightarrow again coalesce to form **AL** & later, combine

→ Kernel requires so many d.s. of diff. size \rightarrow that's why we allocate memory.
 Keeping track of buddies is little difficult.

2. Slab Allocation :

→ It will have cache for diff. d.s.




Teacher's Signature

* If multithreaded \Rightarrow more semaphores used \rightarrow size of cache ↑↑

- \rightarrow there are many caches in system
↳ L1, L2
↳ TLB
↳ Between one

DATE:	/ /
PAGE NO.:	



Use: in Cache, everything will be of equal sizes \Rightarrow $\frac{1}{2}$ slabs

Slabs: section of contiguous physical pages
(2-3 pages together \rightarrow 1 slab)

- \rightarrow Depending on size of slab & size of objects, I will have fixed no. of slots in cache
- \rightarrow whenever a new obj. come, it'll be given space (of same size)
- \rightarrow slabs can be:
 - ↳ full
 - ↳ empty
 - ↳ partial
- \rightarrow when new obj. comes : if partial & empty both available : put in partial one.
- \rightarrow size of page is same. Only if it is divided into diff. parts,

* It is possible that build of this cache is not same as the cache that we have learnt earlier

→ memory avoids wastage

\rightarrow In Buddy system : have to do lot of breaking down & coalescing, then also : fragmentation
(if 20 KB size \Rightarrow it will allocate 32 KB \rightarrow 12 KB wasted)

\rightarrow Here, I can use 20 KB size slot
 \Rightarrow minimized fragmentation

Teacher's Signature

FILE SYSTEMS

DATE:	/ /
PAGE NO.:	

- File: A coll' of related information
- file could be : data, program
 - numeric
 - text
 - x-numeric
- In any case → seq. of bits
- Can be free structure
- smallest unit of secondary storage from user p.o.v.
- File System : How to store files & how to retrieve them.
- Many attributes are associated with any file:
 - ↳ Permission
 - ↳ Name
 - ↳ Type
 - ↳ Size
 - ↳ Location
 - ↳ Time
 - ↳ Date
 - ↳ User
 - ↳ Identifier
- In file system, ↳ a table where name of file is given as identifier. After that, internally, file will be referred through that no. → will point to all attributes of that file.
 - ↳ has all info about file
- What can you do with a file ?
 - 1) Create : have to find space in file system for this file, update the file directory
 - 2) Read / Write : have to locate the file in file system, then check file ptr & update it (pehle kahaan tk tha, ab kaha jaayega)
- * It will keep ptr per process for a file.

Teacher's Signature