


PROCESS SYNCHRONIZATION

- multiple processes running & we end up getting an undesirable result
can be dependent / independent
- Synchronization: synchronizing programs to get desirable result

Eg. Suppose P_1 , P_2 are running concurrently. (both using common variable ctr)

P_1 $ctr = 5$ P_2



* Before ③ & ⑥, if ①, ②, ④ & ⑤ are executing \Rightarrow May 'll take CTR = 6 only in both processes P₁ & P₂.

Problem: Upgraded value is not reflected to other party.

↳ If single instⁿ is executed \Rightarrow then P₂ will take CTR = 6 & execute further.

↳ But generally, instⁿ are executed multiple at same time.

\rightarrow To avoid this, we can execute programs one by one.

102/18

Critical section Problem: above problem is known as

↓

section where updation of shared variable takes place

\rightarrow won't execute in parallel.

Avoid: If one process goes into critical section, other 'll go only after 1st process has come out of that section. \Rightarrow Solⁿ to problem of Critical section.

\rightarrow the solⁿ should satisfy some properties:

→ 1) Lock: If one gets lock, other should wait until 1st has unlocked.

1) Mutual Exclusion

2) Progress

3) Bounded Wait

1) Mutual Exclusion

Only 1 of them is allowed to enter in critical section.

Teacher's Signature

2) Progress :
within any time limit. They should make some progress.
(Both don't go to wait state).

3) Bounded wait :

If one requests to enter in critical section & other has got entry. Bound wait tells how much it has to wait. It (both in infinite loop) shouldn't be in the situation that 1 keeps getting entry and other just waits. Each process will get chance when its limit is over.

→ assumed that they are performed in infinite loop

while (true)

{

Entry Section

→ process requests for lock here.
If gets : proceeds to critical section

Critical section

Exit Section

→ releases its lock

}

First solⁿ to this problem ?

Patterson's solⁿ :

Used 2 variables :

int num / 0 (P0)
1 (P1) (to represent 2 processes)

boolean flag[2]; (T/F) (to show interest of process
for entry in critical section)
(if interested → Teacher's Signature)

P_i

while (true)

Flag[i] = "T"

turn = j

while (turn == j)

& & Flag[j] == T)

should
interlock
into external

→ read grrr
other may
4 interlock
(manually)

P_j

while (true)

Flag[j] = T

turn = i

while (turn == i && Flag[i] == T)

;

will
wait

critical section (CS)

Flag[i] = F

need to
check continuously

busy waiting

unless

sleep(s)

suppose for both flag is true.

Assuming turn = j is executed 1st → turn = j → P_i will wait

Goes to P_j → turn = i, while loop of P_i → false \Rightarrow It'll execute P_i
at CS

Flag[i] = F \Rightarrow while loop of P_j \Rightarrow f \Rightarrow wait is over

→ It satisfies all 3 properties mentioned earlier

→ This is a hardware level soln.

→ slow and soln : (in pthread library)

Mutex Lock

↓

→ boolean available

→ 2 func's : acquire / release
lock

If available \Rightarrow acquire it

Otherwise, wait

→ acquire func : Mutex Lock
release func : Mutex Unlock

Teacher's Signature

Code:

in func1

for loop : just for waiting

is counter : shared variable (global)

get into critical section after obtaining lock

+
pthread_mutex_lock(&lock);

if it use mutex_init() to make \rightarrow gives non-0 value
 \downarrow
initialize default value if success

Once a process has acquired lock, other'll just wait

* mutex can only be used in case of 2 threads

\rightarrow implemented with help

* In case of multiple threads : 'Semaphore' ~~or thread~~ of integer
technique

Binary
2 values : 0, 1)

Counting
 \downarrow tells

\hookrightarrow Alternate turns

Every turn, how many

\hookrightarrow can synchronization & t.
only 1 executes at
a time

times a thread will be
executed

1 \rightarrow gets entry (available)

Set your value 1 & all other 0

Code:

wait : wait till gets lock

\downarrow
if 0 if 1

sem-wait will
decrement the
value

proceed \rightarrow give access & again decrement value
of pingpongs to 0

Teacher's Signature

- (at 1st part)
- tests whether variable
is shared or not
- sem-init (& penguin, 0, 1) → semaphore variable
- sem-post : to allow other threads to go ahead
- ping pong
- sem-init (, 0, 2) even if increment once, I'm still
go for same value
- ping pong
- adds (0, 1) → adds semaphore value (0+1) here
- adds (0, 0) → adds semaphore value (0+1) here
- (, 0, >1) → Counting semaphore
(not 0, 1)

5/3/18



If Browser needs to interact with hw,
it'll give system call.

Some part looks for user requests.

If 1 more tab needs to be opened

↓
it'll fork();


some memory will be added.
(more space)

exact same code is running
↓ use

extra replication of Resources.
(not needed)

If running same code, we don't need to start new process (fork)

In this process only, we can have parallel execution flow of course




haven't created separate process.

Using thread, not fork

↓ creating new process.

Teacher's Signature



- * At user level only, threads are created. OS doesn't know about it. It isn't designed in a way to recognize threads.
- when Browser is scheduled, one of its thread will get CPU.
- However, when kernel is doing threading, it doesn't see 1 process as 1 entity. So, multiprocessing can happen. All threads of a single process can run simultaneously.
- If multicore.

Deadlock

for which each process

There are limited resources in a system

2 types

Physical

RAM, ~~Processor~~,

CPU, secondary storage,

I/O devices

Logical

Files

deadlocks,

semaphores

* Not Virtual add space because each process has its own virtual add. so they don't have to fight for it.

- Have set of active processes atleast
- Deadlock :- One person has. Each process is holding one resource & waiting for other resources which are held by other processes.

→ everytime a process sends a request for resource, OS keeps a system table having info. about each resource & which process wants it.


Process may have to wait in a queue.
 ↓
 may release the resource later when finished.

3 things :

1) Request :

2) Use :

3) Release :



P1 : wants to use ~~Box~~ & printer

→ sends request to OS for printer & file

P2 also sends " " " "

P1 gets P & P2 gets F

→ system is deadlock

→ OS checked system table, saw P is free & assigned P to P1,

& made note that P is assigned to P1. P2 got scheduled after this. It checked P is already assigned, F is free, so assigned F to P2. Again P1 scheduled, F is not free,

P1 is put in queue for P F \Rightarrow deadlock.

P2 " " " " P.

If 2 printers ? 1 with laser, 1 with not

they're different resources

DATE: / /
PAGE NO.:

4 necessary conditions for deadlock to occur :

1) Mutual Exclusion : Resources are non-shareable

(If 1 is using, other won't be able to use it)


2) Hold & Wait : Each process is already holding 1 resource &
waiting for other resources.

↳ amount in deadlock.


3) No Preemption : No one is releasing its resources once it has held it.

4) Circular Wait : Each one is waiting for res. held by next &
last one " " " " " first

Suppose 2 S registers, 4 Process



P_1 has register R_2 waiting for pen



8. There is a cycle in a graph \Rightarrow a deadlock may exist.

If there was another instance of R1 available & assigned to P₃

There's still a cycle but deadlock won't happen. When P₃ finishes that instance will be assigned to P₁. So now, P₁ can execute & then release all its resources. P₂ can run now.

9/3/18

→ How to handle deadlock?

Handling deadlock

↓

Prevent, avoid

↓

Detect & Recover

↓

Ignore

① Prevent - don't allow any one of the 4 cond'

To prevent :-

↳ Mutual Exclusion :- everybody can share resources. This isn't possible. Whatever mutually exclusive resources are + nt in system, they'll remain "forever". So, this can't be changed

↳ Hold & Wait :- If you're requesting for another resource which isn't available, leave your own resource. Don't hold & wait.

I'm continuously requesting for resources but not holding anyone.

↳ No preemption :- depends on implementation of OS, priority of process. OS can preempt resources. It's possible

↳ Circular Wait :- Assign some no. to all the resources

$P_1 \rightarrow 1$
 $P_2 \rightarrow 2$
 $R_3 \rightarrow 3$
 $R_4 \rightarrow 4$

If I need P_1 & P_2 , we can go to ordering, i.e., first I need to have 1, then only I can have 2.

$P_1 \xrightarrow{\text{got}} 1, 2$


$P_2 \xrightarrow{\text{got}} 1, 3, 4$ (Ordering has to be within the resources which it creates)

4 Suppose no ordering

$P_1 \xrightarrow{\text{got}} 1$

$P_2 \xrightarrow{\text{got}} 3$

↳ deadlock may occur



→ cycle
↳ deadlock

→ If same ordering

$P_1 \xrightarrow{\text{got}} 1$

$P_2 \xrightarrow{\text{wants 1, won't get it}}$

it won't get 3 because it didn't get 1

→ can apply for P_i only when I've R_j , $i < j$

2 resources of same type \Rightarrow 2 instances of R_i.
(R_i)

SEARCHED	DATE: / /
PAGE NO.:	


$P_1 \xrightarrow{\text{got, 1}}$ $P_2 \xrightarrow{\text{got, 2}}$ \rightarrow again a deadlock if no ordering

Avoidance: can happen only when we've prior info.
about what resources are needed by a process in a long run.
specifies everything in the beginning
 \rightarrow OS

Demand made to OS \leq Total no. of resources
(resources needed) of system (max. resource)

Suppose P₃ has been allocated resources initially. Now, P₁ comes & requests for some resources. If I've them give to P₁. Now P₂ comes & " ". If I don't have them, P₂ has to wait.

↳ Suppose P₁ announced earlier it might require R₂
P₂ " " " " " R₁, R₃



NOW, P₁ is requesting for R₂.
Claim edge $\xrightarrow{\text{converts}}$ request edge

Algo checks if claim edge \rightarrow " ", is there a cycle or not. There is a chance of cycle so it won't be given request change. (depends on your system Teacher's signature) (many claim edges you may have)

here we're not allowing it ^{equally} to happen. If this happens, hold & wait will occur.

- now, if P1 requests for R3, then error cond will be found means initially, it didn't give the need for R3
- * cycle may happen → avoid it
- not very efficient for multiple instances of resources.

we have :-

Banker's Algorithm :-

Bank is caring care of resources just like OS

Free : 3

More

Needed


	Max Needs	Current Needs	More Needed
P ₀	10	5	5
P ₁	4	2	2
P ₂	9	2	7

* Safe State :-

It is a sequence in which processes can be allocated resources.

It is a safe sequence.

Eg. P = {P₁, P₂, ..., P_n}



safe \rightarrow unsafe \Rightarrow deadlock may occur

If P_i is allocated some resources & it needs some resources which are held by P_j, j < i \Rightarrow it is in safe state.

sequence of process execution so that resources required are fulfilled by the resources it is currently holding + resources that would be released by other processes.

busy	1
available	1

- If P_1 has 3, requires 10. Other 7 are held by 8 other processes before, it has to wait for them to occur.

x ————— x ————— x ————— x

eg.	9 12 printers in system max	currently,
P_0	→ 3 require 10	allocated : 5
P_1	→ 4	1 2
P_2	→ 9	1 2
→ Free : 3 printers		9 have already been allocated

we want to find a safe sequence.

P_2 only needs 2 more \Rightarrow first start with P_1 & allocate 2 to it.

Free: (5)

P_0	10	5	5	→
P_1	4	2	2	→
P_2	9	2	7	

$\langle P_1, P_0, P_2 \rangle$: Safe Sequence.
(If I run in this manner, deadlock will never occur)

when P_1 finishes, 4 more printers will be free

Now, P_0 needs 5 more \Rightarrow it'll execute next \downarrow total : 5

after P_0 execution:

Now, free = 10

Now P_2 will execute.

Teacher's Signature

→ request
use
release

* This algo starts from starting

→ If total printers were 10
free : 1

(CS knows ki free time honge hi nahi ki ek bhi
mean chal paayega ya nahi., toh wo current
needed aur saare allocate nahi kar sanga

It check if safe sequence is possible after every
allocation.

9/3/18

→ Available [m]

Allocated [n x m]

→ Allocated [n][m]

→ Max [n][m]

(M types
of resources) R₁ R₂ R₃ R₄
[7 6 3 9]

↓
6 instances of P₂
are available right
now in system

↓
n processes, each can have
max m resources

	R ₀	R ₁	R ₂	P ₀ is allocated resources of P ₂
P ₀	5	6	(2)	
P ₁	3	0	0	
P ₂	1	8	3	

Max would also be like this.
↓
gives the no. processor has
submitted how many resources
it might need during
complete execution (profile)
gives info. at the beginning

Teacher's Signature

Ex:

	<u>Allocated</u>			<u>Maximum</u>			<u>Available</u>		
	A	B	C	A	B	C	A	B	C
P ₀	0	1	0	7	5	3	10	5	7
P ₁	2	0	0	3	2	2			
P ₂	3	0	2	9	0	2			
P ₃	2	1	1	2	2	2			
P ₄	0	0	2	4	3	3			
	7								

Available after Allocation :

	A	B	C	
	3	3	2	might request
	A	Need	B	C
P ₀	7	4	3	* If a process is requesting for a resource, it should
P ₁	1	2	2	get that resource.
P ₂	6	0	0	
P ₃	0	1	1	
P ₄	4	3	1	

$$\rightarrow \text{Finish} = [\underline{0} \ 0 \ 0 \ 0 \ 0]$$

↓
gives which
process has finished

Start from P₀, see whether :

1) Finish[i] = 0 ✓

2) Need is less than Available resource X

can't give resources to it

go to P₁ ✓ satisfies need < availableP₁ will execute and finish

$$\rightarrow F = [\underline{0} \ 1 \ 0 \ 0 \ 0]$$

Now, whatever P₁ was having will be released

Teacher's Signature

Available : 5 3 2

$P_1, P_2, P_3, P_4, P_5, P_6 >$, safe sequence

DATE: / /
PAGE NO.:

→ Now go to P_3 (next index) ✓

P_3 ✓

$$P = [0 \ 1 \ 0 \ 1 \ 0]$$

$$\text{Available} = 7 + 3 \quad (\text{add } 2 \ 1 \ 1)$$

P_4 ✓

$$P = [0 \ 1 \ 0 \ 1 \ 1]$$

$$\text{Available} = 7 \ 4 \ 5$$

P_5 ✓

$$P = [1 \ 1 \ 0 \ 1 \ 1]$$

$$\text{Available} = 7 \ 5 \ 5$$

→ P_6 ✓ $[1 \ 1 \ 1 \ 1 \ 1]$: Once we get all 1,
that it'll terminate

→ Still in how it is checking the safety.

→ When these algo run at regular interval, they cause overhead to the system.

That's why OS chooses to ignore / sleep.

→ How system knows there is a deadlock?

They check CPU utilization at ~~each~~ some interval

↓
if + than general limit \Rightarrow some problem.

Request :-

* If somewhere in blw, $P_i \rightarrow 1, 0, 2$

request comes in blw by P_i

→ Check 1st : whether request < need

If not \Rightarrow It'll be error

(It hasn't requested in beginning)

Teacher's Signature

If yes, start all over again.

Assume I've given ~~now~~ these resources to P_1 .

After execution, available : 5 3 2

Again check for safe sequence.

→ we will let P_3 to execute for

• If P_3 asks for resources in b/w, it depends on no. of resources requested whether we'll get safe sequence or not.

→ Will check safety after ^{each} every interval.

* If it is in Ready Queue \Rightarrow of printer ~~&~~ it has requested for printer
(not in " of CPU)

→ If P_2 has priority over P_4 . Everytime P_2 is being executed.

P_4 is always in wait queue \Rightarrow starvation

(Need > Available) \Rightarrow may lead to starvation

↳ or give some resources & wait for some. \Rightarrow Hold & Wait condⁿ
(1,2) (3) may arise deadlock

↳ suppose

$P_3 \rightarrow 1, 0, 2$

Assume that I've given & then compile safe sequence.

If no safe seq. \Rightarrow I shouldn't accept the request. \rightarrow unsafe state
lead to

If safe seq. \Rightarrow I can consider this request

Banks's Algorithm → solve eg.


DATE: / /
PAGE NO.:

Deadlock has occurred. We need to detect it.


② Direct : (no prevention/avoidance)

If single instance : Wait for Graph

Prevention :-
private Alloc graph



Detection : Wait for graph. (Remove resources)



Wait for Graph

Recovery :

Can be done using Processes & Resources

- 1) Abort/Terminate processes : figure which process needs to be determined → depends on how far process is completed which is going to cause the min^m rollback cost.
Termination should also bring system

- 2) preempt Resources → figure out which process/resource should be preempted.

→ last ex. : for request case :

$$\text{Request}_P = (1, 0, 2)$$

(1) 1st check if Request < Max

| Yes

Assume I've given
resources to it

	Available	Need	Available
P1	3 0 2	0 2 0	2 3 0

→ until I unless system don't know the system is safe, it won't give resources to P1. It just assumes

P1 ✓ [0 2 0]

→ find a sequence so on

⇒ If $\text{Request}_P = (3, 3, 0)$ (after above)

P1's Request get rejected

	Available	Need
P0	0 0 0	7 4 3
P1	<u> </u>	0 2 0
P2	6 0 0	
P3	0 1 1	
P4	3 3 2	X
		1 0 1

Not possible after this

assignment

* Request ke baad everytime I start from beginning

Teacher's Signature

If I can even get $\langle P_1, P_3, P_2, P_4 \rangle$
but can't execute P_1 still \Rightarrow Request can't be granted.

\rightarrow System will remain in its original state.

P_4 will have to wait in queue for particular device.

~~at~~ meanwhile, if some process gets finished & releases its resources, P_4 may get executed.

\rightarrow If can't get a safe sequence \Rightarrow it may lead to deadlock

\rightarrow If simultaneous requests come \Rightarrow it'll depend on Queue
that which request is in front of queue


VIRTUAL MEMORY

DATE: / /
PAGE NO.:

- 32-bit processor : Range : $0 - (2^{32}-1)$ address
- 32-bit machine & word size \Rightarrow 4 Bytes
- 64-bit machine \Rightarrow word size \Rightarrow 8 Bytes
- 16-bit machine \Rightarrow \Rightarrow 2 Bytes

Byte Addressable \uparrow because :

- ↳ memory space
- ↳ most of data types are 1 byte, 1 byte more accessible



14-03-18



→ If all I/O bound : CPU is idle, program all in queue for I/O

very interactive

which takes no time in computation

→ If all CPU bound : all in ready queue \rightarrow WT waiting for scheduled

TTT



- When loading in memory, there may be many routines which aren't needed at time of execution.
- So, we use Dynamic Loading
 - Routines / lib. will be loaded only if required. Otherwise, kept on backup storage (HD) in module
- Dynamically linked lib. : small piece of code → stub → tells if this lib. is to be called, then how will it be called.
- Load-on demand linked with prog. only when needed. Not initially linked.
- IIC : Increment by length of last instr.

2-pass Assembler

sourcefile/
(\$=1) F2 AB)

B 200

CALLB 9

H ↓

logical Add/

Virtual Add

RAM

P3 100

100000
200000

P1 100

200000
100000

0

0

all P's PT ready to exec
as address which represents
Input / Predicted

100

where actually int in RAM : Physical Add.

- Add. binding : Actually putting phy. add. in process. Maybe at
- ① Compile time : We know where prog. will be loaded in RAM at compile time only

relocation const. : 2000 (let say prog. is loaded at add. 2000)

↓

shift everything by 2000

add. binding has taken place at compile time.

Usually, this doesn't happen.

- ② Load Time : Os gives info. when it is being loaded.

So, I know relocation const.

- ③ Execution Time (Run Time) : know only at runtime.


→ Talking about RAM : (about diagram)

P1 & P3 loaded.

Os decides where they would be put

for P1 → 1000 : limit
P2 → 150 Bytes : limit

Teacher's Signature



- Fetch, Decode & Execute.
- It add binding took place at compile time \rightarrow P1 will be loaded at 2000 every time because put at compile time : can't be changed. Same is problem with load time. Usually, we don't prefer it.
If 2000 isn't free \rightarrow P1 can't be put. (Hardbounded add.)
OS don't prefers this

\rightarrow add binding takes place at run time.

P1 . total size : 2 GB

when CPU generates add., it generates logical add.

only (+nt in inst")

P1 is generating all 2GB add.

\rightarrow MMU : logical $\xrightarrow{\text{mapping}}$ physical

Suppose, prog. is malicious \Rightarrow want to access other user's
prog.

In P1, write JUMP 4000

it

can


Through mapping, go to there, But this isn't allowed

- No process can access other process's add. space
(Security issue)

* logical add. \Rightarrow base (should be)


DATE: / /
PAGE NO.:

* There should be checks at MMU to restrict this.
(2000 has been added to all instrs already)



→ Base & limit are stored in some reg. for each process

16/3/18



ILO		Object	image (.exe)
0	ADD R1, R2	2000	001... --
4	MUL ...	0004	-- --
8	CMP ...		
12	JMP B	2012	2100 after shift binary for 100
100	B : SUB	100	---

Assuming All insⁿ → AB

Metadata info. about object
(module & reloc const.)

→ At Compile time

↑ suppose, at compile time only, I know this prog. will be loaded at 2000 only. \Rightarrow I can already shift all add. by 2000 at time of compilation only.

→ everything is hard coded at compile time only

→ There's no flexibility for OS now. It always have to be loaded at same place in RAM.

Add Binding \rightarrow 2100 is already in program header

\rightarrow At load time : OS adds 2000 at base of program

? again hardcoded in image when CPU reads add,
base is now 2000 & add 4
so effective add = base + add

\rightarrow At run time : Given image has JUMP 100, phys. address
in RAM still has JUMP 100

Now, at exec. time, 100 will be sent to CPU.

It'll check it is virtual or not

Yes \Rightarrow MMU will take care

\downarrow

now select concr. add is 2100 + base,

phys. add will be generated

\rightarrow gives flexibility of putting the program anywhere in
RAM

\rightarrow Suppose 5 processes are in job pool

\rightarrow Backing Store : All processes in Ready Q are kept here.

small, fast HD : can be in main HD or separate

OS may use it or not (associated with PMS)

\hookrightarrow either put in RAM and give CPU 1 byte
suppose high pr. process come in b/w &
no space is available we take 1
process & put in Backing store Many
OS avoid using it due to overhead

A progr. can be *

\rightarrow given max. memory

\rightarrow brought back to Backing stor

\rightarrow swapped. \Rightarrow i) lot of Overhead (time +)

ii) by I/O interact : I/O buffer used

\downarrow
somewhere in RAM

suppose we swap P1 with P2 \Rightarrow need to
make sure there is no I/O performed.


\rightarrow If swapping : better to use OS memory for
I/O buffer. \Rightarrow P1 ke I/O buffer

abhi bhi available hoga. P2 ke access it.

Teacher's Signature

- Picking spot is same as swapping area or job slot
- Jobpool : has all processes which are ready to execute. Some of them are picked by long term scheduler & put in Ready Q.
- 2 ways of loading RAP programs in RAM : (Contiguous Mem. Allocn)

1) Multiple Partition Scheme : 4 KB - partitions : 4



→ each time bring a process, part ~~as~~ ^{as} a part

→ now, another process needs to be ~~not~~ brought in of size 6 KB
(if came earlier : can give 2 partitions to it)
Now, can't bring it because no contiguous mem. space are available.

→ This leads to Internal fragmentation

(each block is internally fragmented to holes)


→ even though mem. space is available, ^{process} ~~it~~ can't be brought in RAM.
[↓]
can't use it

→ wastage of memory

→ couldn't do anything to avoid holes

2) Variable Partition Scheme :

not defining block as such , .



suppose P1 had to go for some I/O, \Rightarrow gone out of Ready Q.

\Rightarrow swapped out P1

Suppose P2 came \Rightarrow hole

P4 swapped \Rightarrow hole

holes created
outside add space
of process

\rightarrow NO block system here

\rightarrow External fragmentation is taking place

(External to ~~process~~: whatever fragmentation is taking place)

\Rightarrow again can't allocate 10KB program. mem.

\rightarrow If N allocated blocks

\Downarrow

) \Rightarrow 50% rule

0.5 N blocks are fragmented
(not used)

\rightarrow osctds can do : compaction

move all processes towards 1 side & holes to another side

or keeps track of holes & processes

DATE: / /
PAGE NO.:

Suppose PG comes \rightarrow 2 KB size.


algorithms to put it :

a) First fit : scan list (from top / bottom)

1st hole where it can be put : put it over there

adv. : \rightarrow don't have to scan full list

disadv. \rightarrow creating lots of small hole




b) Best fit :

disadv. :- scan full list

adv. :- find best hole (minimizing no. of holes)

c) Worst fit : giving largest hole possible



adv. : holes created are of larger size

3) Some cases, a) works better, b) worse better
in some

c) usually never works better.

Teacher's Signature

- Again compaction can be done \Rightarrow add. all changing again
 ↓
 Can do Runtime
 Add. Binding Only

- Compaction also has its own overheads.


19/3/18

- External fragmentation can take place in swapping area also
 Doing compaction over there is not possible. (HD)

Good approach for memory management: Paging

- Eg. logical address : 512 bytes \Rightarrow 9 bit add. is needed.
 RAM : 128 bytes \Rightarrow 7 bits needed for phy. add.

(Virtual)



- 32 bit processor \Rightarrow CPU can have $2^{32}-1$ addresses (logical)
- OS knows about phy. add. & virt. logical add.

Teacher's Signature

Frame / Page frame

SCANNED	DATE: 1/1/2023
FILE NO.:	

Suppose partition size : 16 bytes each

$$\Rightarrow \text{No. of frames in RAM} = \frac{128}{16} = 8$$

$$\text{No. of virtual pages in V.M.} = \frac{512}{16} = 32$$

↓
16 bytes each

logical add : 20 0 0 0 0 1 0 1 0 0 → logical add. : 9 bits

I can either say logical add. 20

or I can say VP 1 offset 4 (20 - 16)

32 V.P. ⇒ 5 bits needed to specify V.P.

16 bytes each ⇒ 4 bits needed to give offset

0 0 0 0 1 0 1 0 0
 ← Virtual Page No. → Offset

Add. $\frac{56}{32}$: VP : 43 Offset : 8

321 + 8 → 32 + 16 + 8

0 0 0 1 1, 1 0 0 0

→ Many time, much part of code isn't needed. so, OS only loads that part of code in RAM which is needed.

→ suppose it loads VP3 in PF5

Now, PC is increment & PC goes has add. of VP4. It'll

pick VP4 & put it in PF2 (let say), When VP4 was

running, there was a func' call which was in VP1.


so, now, VP1 will be picked & put in PF7. Return
 To VP4. Don't know add. of VP4. → OS has to keep a

Teacher's Signature
 Return

- 1) frame table which has list of all available frames in RAM.
 2) for each process, it needs to maintain a page table.

P.)

page
Table



VP 3 \rightarrow check index 3 of Page table

\hookrightarrow in PF 3 \rightarrow 5 is stored at 3rd index of Page table

Phy. add : $\begin{array}{c} \overbrace{1 \ 0 \ 1}^{\text{Page Frame}}, \underbrace{1 \ 0 \ 0 \ 0 \ 0}_{\text{Offset}} \end{array} \rightarrow$ Offset will remain the same

Suppose add = 56 \therefore VP : 3 Offset = 8

VP 3 maps to frame 5

$$64 + 16 + 8$$

$$64 + 24 = \underline{88} \rightarrow \text{add generated}$$

$$\rightarrow 16 \times 5 + 8 = 88$$

Teacher's Signature

typical frame size : 4 KB

copy page
over here.

- There could be multiple processes in RAM.
- If RAM is full \Rightarrow swapping will take place.
- At the time of context switching \Rightarrow state of process is stored in PCB.
Similarly, now, PCB can store state here.

How to decide Page size?

- If too less :
 - No. of page ↑
 - No. of virtual page ↑
 - \Rightarrow Page table ↑ \Rightarrow lot of mem needed
- If too large :
 - No. of page ↓
 - No. of v.p. ↓
 - Swapping will be ↑ (replacement ↑ \downarrow range)
 - ↳ if page size : 500 bytes
 - internal
 - ? last page me fragmentation of 12 bytes lost due to
 - On an avg., there is a change of 0.5 internal fragments on last page (jo wo use kar raha h, uska last page)
 - \Rightarrow here, page size too large \Rightarrow avg. internal fragment ↑↑.
- Assuming P₁ & P₂ in RAM:
 - When P₁ is going to run, all registers will store its state & save.
 - When context switching : store registers
 - This is possible only when page table l.
- ?? \Rightarrow RAM me has process ki page table store hogi.
- Suppose P₁ ki page table at add. 100
 - P₂ add. 150

Teacher's Signature

In CPU (or MMU), I will have a PTBR

Page Table Base Register
stores physical add.

If P1 is running \Rightarrow PTBR \rightarrow 100 \Rightarrow mapping will occur with Page table,
P2 \Rightarrow PTBR \rightarrow 150
(points to add. 150)

11/18

size(phy mem) $>$ size(VM)

\rightarrow Page size = 1KB

No. of bits req. for offset = 10 bits = 8 d

LAd : has 4 Pages \Rightarrow 12 bits req.

Phy mem = " 8 " \Rightarrow 13 bits)

\Rightarrow No. of entries in Page Table = 4 { 4 pages in VM }

\rightarrow size of each entry in page table

↓

Frame no.

↓

3 bits (just getting frame no.)

↑ offset

It can access : $2^3 \times 2^{10}$ addresses

\rightarrow If Page Table is too small : can use register for each page. On context switch, values of registers are modified

\rightarrow If Page Table is large \Rightarrow keep it in RAM only


ki page table

P1 page address 100 - 180
P2 " " " 200 - 280

→ LOAD 500, R1 : direct add mode

↳ whatever is in add. 500, but it will be 1 ~~more~~ ^{less}

→ 500 : L Add. bus



500 is put into add. bus

MMU has PTBR. Since P1 is running, pointer for P1's page table is in PTBR

500 :

Page	1
------	---

 check Page table in which frame this page is in.
↓
go to that frame, add d. access loc & bring data to CPU.

→ If 500 waala page won't brought into RAM, it'll be brought from backing store & page table will be updated

→ If a memory access takes 100 ns

→ first access memory to access page table & get frame & then compute f + d, access that add in RAM

→ 2 memory accesses required for this.

Teacher's Signature

+ We don't want that

(doing that because Page Table is in memory)

To avoid this : Bring Page Table to Cache

However, won't use Data & "Inet" cache here.

We have : Translation Lookaside Buffer (TLB)

↓
actually a cache

(could be in MMU or separate memory)


related to transl' of add. from logical to physical

It's small → can't bring full Page Table to TLB.

1st time add. comes → check in TLB

CPU

TLB



If P_i was running, 1st time there'll be a miss. Once it's accessed, I'll bring some entries in TLB.

has 2 values (at least)
[Page No. & Frame No.]

* In original Page Table : It was complete = just needed frame (indicated by Page No.)

There is no page no. here. Only has frame no.

If put into TLB

have to store page no. also.

(found entry in TLB)

TLB hit

DATE: / /
PAGE NO.: /

- suppose, we check TLB & get frame no. \Rightarrow add ~~add~~ \rightarrow access

not add

(+d)

- If TLB miss: have to access Page Table in memory, take frame no. & add d

↳ put in TLB also (either only this entry or a group of entries)
(parallelity)

- ~~so if~~ hit rate = 80% \Rightarrow 80% of time, entry is found in TLB

Mem access = 100 ns

TLB access = 20 ns.

$$\text{hit} : 100 + 20 = 120$$

$$\text{miss} : 100 + 120 + 100 = 220 \quad (\text{Hit means in TLB} \rightarrow \text{Low})$$

effective mem. access time

$$= 0.8(120) + 0.2(220)$$

$$= 96 + 44 = 140$$

18

- can have cache on the processor chip for faster access
 Δ L2 cache b/w Processor & RAM.

① (TLB)

- In cache, apart from $addr$, we've valid / invalid bit
& also present

valid/invalid bit \rightarrow Read / Write permission

0	10	0			
1	11	0			
2					
3	11	1			
4	15	1			
5	10	1			
6					
7	11	0			

Initially, when not brought into RAM,
all bits = 0

Page Table in RAM

Teacher's Signature

Suppose Page 4 was brought & put in frame 15

∴ valid bit = 1

at execution time:

Check page no. 4 ⇒ also check valid bit

If $i = 0 \Rightarrow$ invalid ⇒ The page is not in brought in RAM

Suppose

or I'm trying to access an add. which isn't map in my add. space.


logical

If → in my add. space ⇒ bring page to RAM & modify bit = 1

If → Not in my " " ⇒ Trap to OS (error cond" will be generated)


② Next is Read / Write / Execute permission

also stored in Page table



→ Write bit = 0 ⇒ Only read & execute permissions.

If want to write (STORE) → again an error.



Teacher's Signature

Editor \rightarrow type of apps are shared

DATE: / /
PAGE NO.:


Now, P2 also needs to be loaded. But OS sees code1 & code2
are already in RAM.
 \downarrow
shared.

• Map code1 \rightarrow 3 & code2 \rightarrow 6 Only data part'll be diff


3 & 6 : Shared Pages
 \downarrow .

Shared memory Pure Pages : can't be changed
 \downarrow

Only Read mode (no Write mode)



Phy. Mem: will have just 1 copy of it.
Log. address mem add. will be diff. for both



Logical add.: 344

\times 32

\rightarrow 5 bits needed for add


11
64 Bytes

14 bits \times for add.

~~1 - 2 - 3 - 4 - 5~~
for p o

~~1 - 2 - 3 - 4 - 5~~
f i d

Different Structures of Page Table



Basic Page Table : linear table (starting address and size)


- suppose I have 1 million pages → Page Table has 1 million pages
 - contiguous space needed in RAM : very large space



Break Page Table in RAM

② Hierarchical Page Table

Break page part (here : 3 bits) into two parts



Now, PTEB will store base add. of Outer Page Table (1000)

if 000 : 0 of 14000 will have start 2000


- have per 4 entries, 2 entries, R, 0, 2 somewhere else
- & have pte to pte.

→ If 101 : 0 of Outer → FB P4 \Rightarrow f9 + d

Add. is still longer \rightarrow can make 1 more layer

③ Hashed Page Table

→ can have page table in form of linked list in case of Hash funcn (using page no.)




④ Inverted Page Table

Right now, we've 1 page table per process.

Now, we'll have 1 page table for complete memory.

Mapping will be from frame \rightarrow page

page table for P1



Teacher's Signature

- Earlier, had different page table for different processes.
- Rather than keeping track of pages, we can still have keep track of frames.
- Other way : have 1 common table

↓

will have all frames in RAM

Mapping : Frames → Pages

pid	page
0	
1	Pd1, 3
2	Pd1, 1
3	Pd1, 2
Pd2, 0	7
Pd2, 0	10

→ Inverted Page Table

Now, when logical add. is generated : pid, page & offset will be generated

check whole table. find pid & page → index will give me frame

frame + Offset

give as physical add.


→ This can't be used in case of Shared Pages. ($\frac{1}{2}$ index can't have 2 entries)

→ In this case, if you've shared code, you'll have to keep multiple copies of the code.

→ Searching will become complex if no. of frames is too large

User view

(Synonym to User view of a particular user appn)




→ Segmentation

logical add. generated is
of form

s | d

- it's not linear form of addresses (like pages) in fixed size
- very similar to paging : all segments can be of diff. size.

Here, we have segment table



Segment table

Each segment is going to be loaded somewhere in memory

- Have to keep track of base & limit of that segment.

↑ d will be checked
by limit

if $d > \text{limit}$
↓
trap to OS

$$\text{phy. add} = \text{base add.} + d$$

- If I used paging \Rightarrow all segments will be in pages.

($\frac{1}{2}$ main in some other frame, $\frac{1}{2}$ main somewhere else)

* Here, all inst's in main are available together

Teacher's Signature

- Disadvantage:
- Not have to jump again & again from 1 frame to another.
 - If segments are too large : may have to swap with some other process (Replacement Algo)

- Many systems use comb" of Segmentation and Paging.
(Divide segments into pages)

Advantage: more synonym of user view

- Each approach will have its own advantages and disadvantages.

⇒ Suppose 25 Pages are there in ~~the~~ VM. → P1

Many times, some routines are to be called only when there is some exception


should be brought

in RAM only when required → Demand Paging

Demand Paging → all ~~are~~ pages available in swap area

P1 is about to execute. → in Backing store

(in swap area → in Ready Queue)



156 pe → 1st instrn : checked page table : Valid bit = 0 → not in RAM

∴ It is needed now,

↓
NO frame entry available

Page fault : when required mem. reference is not available in RAM.
has occurred

Now, what will happen?

- Disk has to be accessed
- Page has to be brought into RAM.

Page Fault : give msg to OS.

- OS will give request for Disk access. (device access: Process can't use it directly)

↓

this process goes in device queue
for HD → waiting for some I/O.

- while this process is not running, CPU will be assigned to some other process

- meanwhile, page will be located in disk & trans

- look for free frame in RAM & bring page.

- Update Page Table for that process.

- If no free frame → some frame has been taken out

update its page table also.

- Table maintained by OS (of all processes) also needs to be updated into

- Process 1 is again in Ready Q with updated PT

- TLB ki PT also needs to be updated.

- May be CPU scheduling also occurring

- May be some replacement algorithm is also working.

- Agar ~~process~~ 1 hi process h: No need of demand paging
↳ directly pages ko RAM me load karde.

Only In Demand Paging:

- * All pages are in backing store: bring required page to RAM.

- No. of Page Fault v/s degree of multiprogramming:
This is calculated

Teacher's Signature

accessing RAM : 100 ns
cache : 10-15 ns
HD : ms

DATE: / /
PAGE NO.:

→ If $P_f \rightarrow 25$ pages & RAM size = 50 pages
Degree of multiprogramming : 2

3/16

→ Suppose Page fault rate = p
Memory access time = ma

How many times page will be available in RAM? $1-p$

Eff. mem. access time = $(1-p)ma + p \times \frac{\text{page fault time}}{\text{ns}}$
accessing the HD.
(ms)

If page fault rate $\uparrow \Rightarrow$ Eff. Mem. access Time $\uparrow\uparrow$.


→ have to minimize p .

*

1) can \uparrow no. of frames : Page size ~~↑~~ $\downarrow\downarrow$
→ Size of Page Table \uparrow
→ Internal fragmentation
→ can cause lot of Page faults.

2) if a frame alloc'g algo.

3) if all frames are full \rightarrow need frame replacement policy



B \rightarrow goes back into Backing store
 \Rightarrow whole page is to be written
into Backing store
 \hookleftarrow will take some
time.

(Disc access time + writing back)
in HD

Teacher's Signature

To minimise this access time

DATE / /
PAGE NO. / /

→ can use Dirty bit / Modified bit.

with every page : have " " .

any write opn


If we made any change in Page in RAM \Rightarrow dirty bit = 1.

When replacing, check bit into

If bit = 1 \Rightarrow need to write in backing store

bit = 0 \Rightarrow Original copy is already in HD.

simply overwrite it by bringing new page.



Now P1 has given fork() system call.

↳ child process is created with exact replica.

→ When ^{new} code is written in P2 : new pages'll come in RAM at A1, B1, C1.

→ If not \Rightarrow we're wasting frames putting exactly same pages



It asks child also to share the same pages.

P_1 & P_2 both are running at same time.

- when P_2 wants to change a page, then only OS will make a copy of that page & P_2 will make change in that so page of parent process doesn't change.

This technique is called : Copy - on - Write (Imp)

child will get its own copy of pages only when it needs to make a new copy & make changes in that only.

- Even if parent is making change, copy will be created for child.

Page Replacement Algorithm :

1) FIFO

7 0 1 2 0 3 6 4 2 3 0 3 2 1 → Virtual Page no.
↑ ↑ p

Only 3 frames in RAM. Count page faults

7	F (Fault)	
7, 0	F	7 0 1
7, 0, 1	F	
7, 0, 1, 0	F	0, 1, 3
2, 0, 1, 0	X	F
0, 1, 3		
2, 3, 1	F	
2, 3, 0	F	
4, 3, 0	F	3 frames → 11 F
4, 2, 0	F	1 frame → 14 F
4, 2, 3	F	
0, 2, 3	F	
0, 2, 3	X	
0, 2, 3	X	

Teacher's Signature

$\frac{1}{F} \uparrow$ frame no. \Rightarrow no. of F ↓

1 2 3 4 1 2 5 1 2 3 4 5
 1 2
 2 3 4 5

3 frames : F F F F F F F X X F F Y \Rightarrow 9 F

4 frames : F F F F X X F F F F F \Rightarrow 10 F

\hookrightarrow Even after 1 frame no. \Rightarrow no. of F ↑ : Belady's Anomaly.

2) Optimal Page Replacement Algorithm :

Replace that page which will not be used for longest period of time \Rightarrow looking into future.

\rightarrow same eg :

7	F	7 0 1 2 0 3 0 4 2 3 0 3 2 1	/ 4 7
7, 0	F	↑↑↑↑↑↑↑↑↑↑↑↑	

7, 0, 1 F

\rightarrow 7 isn't used for longest period of time

2, 0, 1 F

2, 0, 1 X

\rightarrow replace 1

2, 0, 3 X

2, 4, 3 F

2, 4, 3 X

2, 4, 3 X

2, 0, 3 F

3 frames : 8 F

X

X

F

8

\Rightarrow can't look into future. \rightarrow need to know complete reference string.

Teacher's Signature

→ this is just used for comparison with other algo (requires pages)

3) LRU :

7 0 1 2 0 3 0 4 2 3 0 3 2 1

7	F
7, 0	F
7, 0, 1	F
2, 0, 1	F
2, 0, 1	X
2, 0, 3	F
2, 0, 3	X
4, 0, 3	F
4, 0, 2	F
4, 0, 2	F
0, 0, 2	F
0, 3, 2	X
0, 3, 2	X
0, 3, 1	F

3 frames : 10 F

→ most commonly used. → in PT

→ Implement : 1) Put time of use in for each page when full → min(time of use) → replace that page
(use counter)

2) Use stack : Bring a page : push (doubly linked list)

TOS : most recently used.

use
doubly
linked
list.
already had 0, again tried ; remove 0 & push on top
for 0
Page at TOS : least recently used.

→ causes a lot of overheads.

4) LRU Approximation:

→ can have LRU approximation : keep reference bit
if 1 → used recently
0 → not " "

→ may use additional bits (Ref. bits)

In page table : have ref. bits

Let → 3 bits

0 0 0 → Initially

when page is brought

1 0 0 → 0 1 0 0 0 1

page 3

shift
1 0 0 → 0 1 0


Page 5

shift
1 0 0

whichever value is least ⇒ it is LRU ⇒ has to be replaced
(reference bit)

2 3 ② 5 ③ 0

because 2 has come



X 0 0 → 0 1 0 $\xrightarrow{2}$ 0 0 1 $\xrightarrow{5}$ 0 1 0 3 → 0 0 1

1 0 0 $\xrightarrow{2}$ 0 1 0 $\xrightarrow{5}$ 0 0 1 $\xrightarrow{3}$ 0 0 0

1 0 0 → 0 1 0

↑
if referenced,
put 1 here.

Page replacement : check value of reference bit)

↓, which page will be replaced?
 → 23524 when 4 comes

2	1 0 0	3	0 1 0	5	0 0 1	→	1 0 0	\Rightarrow	4
3	1 0 0	5	0 1 0	2	0 0 1	\rightarrow	1		
5	1 0 0	\rightarrow	0 1 0	\Rightarrow	2				

∴ Page 3 will be replaced when 4 comes.

5) Second chance Algorithm :

0 4 1 4 2 4 3 1 2 4 0 4 1 4 2 4 3 4
 ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓
 F F F X F X F X X F X F X F X F X \Rightarrow 9 F : 18 references

- ↳ I'm going to attach a ref. bit (2^{nd} chance bit) to each page.
- ↳ Everytime new page is brought bit = 0
- ↳ " page is referenced, ref. bit = 1
- ↳ If a page is to be replaced, we will go in Round Robin manner & check ref. bit (starting from ptr)

If bit = 1 → make bit = 0 : got a second chance.
 If bit = 0 → replace that page


→ 0	0	•	0	0	0	0	→ 0	0	0	0	2	0	2	
→ 0	4	•	4	0	4	0	→ 0	4	1	4	→ 1	4	→ 1	4
→ 0	1	•	1	0	1	0	→ 0	1	0	1	0	1	0	1

4 is referenced
 ⇒ ptr is not moving,
 just checking
 replace since ref. bit = 0
 ptr won't move

0	2	→ 0	2	→ 0	2	→ 1	2	→ 1	2	0	2	→ 0	2	
0	4	•	4	1	4	1	4	1	4	0	4	0	4	
→ 0	1	•	3	4	0	3	0	3	0	1	→ 0	1	0	0

↑ found ref. bit = 0
 3 comes
 replace
 2nd chance by 3

2nd chance
 Teacher's Signature




→ if it had been a regular algorithm, 2 would've replaced 4 so many times.

Backing store : In disk (sometimes, called Paging Disk)

→ when a page is replaced (1 by 3) → 1 has to be written back into disk assuming dirty bit = 1
as keeps pool of free frames


↳ first move 1 to disk, then
only transfer 3

RAM.



while 2 is being written in
paging disk, move
3 to free frame pool

using parallel



Free frame table / is also to be maintained regularly
page table

Teacher's Signature

Allocation of frames (Assume no free frame pool)

150

No multiprogramming

25
for user

4

1 process in RAM at any time

15 frames of

96

16

0

P₂

logical space
for P₁

0

P₁ is running & demand page
is executing

→ Till B5 reference : no problem
to diff. pages

→ After that : Page Replacement will occur.

↳ If multiprogramming allowed ?
How to allocate frames to processes ?

1) Equal Allocation :

$$\eta = \frac{m}{p} \rightarrow \text{no. of frames}$$

→ no. of processes

$$= \frac{85}{2} \approx 42.5$$

↳ Not sensible

2) Proportional Allocation :

$$S = \sum s_i = 97 + 17 = 114$$

Teacher's Signature

$$\eta_1 = \frac{q_1}{S} \times m$$

$$\eta_1 = \frac{q_1}{114} \times 85 \quad \rightarrow \eta_2 = \frac{17}{114} \times 85 \quad (\text{see approximate value in int})$$

(Total can't exceed 85)

no. of min no. of

\rightarrow no. pages allocated $>$ pages required by that process

in RAM
how do we know this