Na	nme: Roll No		
	COMPUTER ORGNAIZATION & ARCHITECTURE		
<b>COMMON QUIZ 2 (2017-18, I)</b>			
	TIME: 40 mins Max. Marks: 20		
1.			
	a) Achieve Coherency (b) Reduce time for data transfer (c) Both (d) None of these		
2.	A machine has a 32-bit architecture, with 1-word long instructions. It has 64 registers, each of which is 32 bits long. It needs to support 45 instructions, which have an immediate operand in addition to two register operands. Assuming that the immediate operand is an unsigned integer, the maximum value of the immediate operand is $2^{14}$ - 1.		
3.	Which of the following statements are true for vertical microinstruction encoding?  a. If there are <i>k</i> control signals, every control word stored in control memory consists of <i>k</i> bits, one bit for every control signal.  b. <i>k</i> control signals can be encoded in log <sub>2</sub> <i>k</i> bits.  c. Parallel activation of several micro-operations in a single time step can be performed.  d. None of the above		
4.	How many address and data lines will be there for a 16K x 16 memory system?  a. 14 and 4  b. 16 and 16  c. <b>14 and 16</b> d. None of the above		
5.	To build a 1G x 32 memory system, the number of 256M x 8 memory modules required will be4		
	Consider a memory system that takes 10 ns to service the access of a single 64-bit word. The ndwidth of the processor-memory interface will be800 Mbytes per second.		
	Assume that a 1G x 1 DRAM memory cell array is organized as 1M rows and 1K columns. The mber of address bits required to select a row and a column will be:		
	a. 30 and 1 b) <b>20 and 10</b> c) 2 <sup>20</sup> and 2 <sup>10</sup> d) None of the above		
pr	Assume that a read request takes 50 ns on a cache miss and 5 ns on a cache hit. While running a ogram, it is observed that 80% of the processor's read requests result in a cache hit. The average read cess time is14 ns.		
9.	Consider a direct-mapped cache with 64 blocks and a block size of 16 bytes. Byte address 1208 will		

10. A cache memory system with capacity of N words and block size of B words is to be designed. If it is designed as a direct mapped cache, the length of the TAG field is 10 bits. If it is designed as an 8-way set

map to block number \_\_\_\_11\_\_\_\_ of the cache.

associative cache, the length of the TAG field will be  $\_\_13$ \_\_\_\_\_ bits.

11.	Tempo	oral locality is -
	a)	Recently referenced items are likely to be referenced again.
	b)	Items neighbouring the recently referenced item are likely to be referenced.
12.	$(R_1)$ , R	sing all connections between registers are through bus only, for the micro routine of "ADD $z_2$ ", in uni-bus environment, which of the following group of control signals can be activated at the time - $Z_{out}$ , $PC_{out}$ $MAR_{in}$ , $MDR_{out}$ $PC_{in}$ , $Y_{in}$
13.	Role o	f Y <sub>in</sub> signal in multi-data bus processor is-
	a)	Not available.
	b)	To handle the branch instruction.
	c)	To access contiguous memory location.
14. μPC is used to keep track of –		
14.	a)	Instruction b) Control word c) Micro routine
	u)	instruction by Control word C) where routine
15.	We can	n reduce number of memory references in an efficient manner using –
	a)	Early start
	b)	Write through protocol with dirty bit
	c)	Write back protocol with dirty bit
16.	In dire  a)  b)  c)  d)	ct mapping, which block replacement algorithm outperforms others: First In First Out Least Recently Used Last in First Out Cannot apply any algorithm
17.		e instructions, given below, if the last address is destination address and processor uses five the stages (Fetch, Decode, Compute, Memory, Write), find:-
		ADD $R_1, R_2, R_3$
		SUB $R_4$ , $R_5$ , $R_6$
		$MUL R_6, R_3, R_7$
	a) b)	Types of dependencies – <b>RAW</b> Number of NOP instructions required – 3
18.	use a	word-addressable main memory with 10-bit address space using 2-bits for block size. I want to cache memory of 6-bit address using 2-way set-associative mapping. How many bits are ed for tag and set field?
		Tag:5bits