

# FWC IDE ASSIGNMENT

Parv Chandola

Q.The circuit shown in the figure below uses ideal positive edge-triggered synchronous J-K flip flops with outputs X and Y. If the initial state of the output is X=0 and Y=0, just before the arrival of the first clock pulse, the state of the output just before the arrival of the second clock pulse is




Fig. 0

is **X=1,Y=1**. And the above circuit is behaving like a decreament counter.

Given below are the codes of IDE, Assembly and AVR-gcc respectively for the above problem implementation.

<https://github.com/ParvChandola/FWC1/blob/main/assignments/ide/IDE.ino>

<https://github.com/ParvChandola/FWC1/blob/main/assignments/ide/assembly.asm>

<https://github.com/ParvChandola/FWC1/blob/main/assignments/ide/AVRgcc.c>

The connection are given in the Table II.

## Solution:

The output equation for a J-K flip flop is given as:

$$Q_{n+1} = J\bar{Q}_n + \bar{K}Q_n \quad (1)$$

So if J=1 and K=1 then

$$Q_{n+1} = \bar{Q}_n \quad (2)$$

Since the 2nd J-K flip flop clock input comes from the output of the first flip flop so 2nd J-K flip flop will be triggered when output of 1st flip flop goes from low to high(as the flip flops are positive edge triggered).

The Table I below shows the output states of the flip flops.

Clock	J	K	$Q_0(n)$	$Q_1(n)$	$Q_0(n+1)$	$Q_1(n+1)$
1	1	1	0	0	1	1
2	1	1	1	1	1	0
3	1	1	1	0	0	1
4	1	1	0	1	0	0
5	1	1	0	0	1	1

TABLE I

From the different states we get to know that the next state of the flip-flop after the first clock pulse

<b>Arduino</b>	2	3	6	7	13	5V	GND
<b>7474</b>	2	12	5	9	CLK1,CLK2	1,4,10,13,14	7
<b>7447</b>	7	1				16	2,6,8

TABLE II