

# IRFB4110PbF

### **Applications**


- High Efficiency Synchronous Rectification in SMPS
- Uninterruptible Power Supply
- High Speed Power Switching
- Hard Switched and High Frequency Circuits


#### **Benefits**

- Improved Gate, Avalanche and Dynamic dv/dt Ruggedness
- Fully Characterized Capacitance and Avalanche SOA
- Enhanced body diode dV/dt and dI/dt Capability

## HEXFET® Power MOSFET

$V_{DSS}$	100V
R <sub>DS(on)</sub> typ.	$3.7$ m $\Omega$
max.	4.5m $Ω$
I <sub>D</sub> (Silicon Limited)	180A ①
I <sub>D (Package Limited)</sub>	120A





G	D	S
Gate	Drain	Source

## **Absolute Maximum Ratings**

Symbol	Parameter	Max.	Units
I <sub>D</sub> @ T <sub>C</sub> = 25°C	Continuous Drain Current, VGS @ 10V (Silicon Limited)	180①	А
I <sub>D</sub> @ T <sub>C</sub> = 100°C	Continuous Drain Current, V <sub>GS</sub> @ 10V (Silicon Limited)	130①	
I <sub>D</sub> @ T <sub>C</sub> = 25°C	Continuous Drain Current, V <sub>GS</sub> @ 10V (Wire Bond Limited)	120	
I <sub>DM</sub>	Pulsed Drain Current ②	670	
P <sub>D</sub> @T <sub>C</sub> = 25°C	Maximum Power Dissipation	370	W
	Linear Derating Factor	2.5	W/°C
$V_{GS}$	Gate-to-Source Voltage	± 20	V
dv/dt	Peak Diode Recovery ®	5.3	V/ns
T <sub>J</sub>	Operating Junction and	-55 to + 175	°C
T <sub>STG</sub>	Storage Temperature Range		
	Soldering Temperature, for 10 seconds	300	
	(1.6mm from case)		
	Mounting torque, 6-32 or M3 screw	10lb·in (1.1N·m)	

#### **Avalanche Characteristics**

E <sub>AS (Thermally limited)</sub>	Single Pulse Avalanche Energy ③	190	mJ
I <sub>AR</sub>	Avalanche Current ②	See Fig. 14, 15, 22a, 22b	Α
E <sub>AR</sub>	Repetitive Avalanche Energy ⑤		mJ

### **Thermal Resistance**

Symbol	Parameter	Тур.	Max.	Units
$R_{\theta JC}$	Junction-to-Case ®		0.402	
$R_{\theta CS}$	Case-to-Sink, Flat Greased Surface	0.50		°C/W
$R_{\theta JA}$	Junction-to-Ambient ®		62	

## Static @ $T_J = 25$ °C (unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
$V_{(BR)DSS}$	Drain-to-Source Breakdown Voltage	100			V	$V_{GS} = 0V$ , $I_D = 250\mu A$
$\Delta V_{(BR)DSS}/\Delta T_{J}$	Breakdown Voltage Temp. Coefficient		0.108		V/°C	Reference to 25°C, I <sub>D</sub> = 5mA@
R <sub>DS(on)</sub>	Static Drain-to-Source On-Resistance		3.7	4.5	mΩ	$V_{GS} = 10V, I_D = 75A \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$
$V_{GS(th)}$	Gate Threshold Voltage	2.0		4.0	V	$V_{DS} = V_{GS}$ , $I_D = 250\mu A$
I <sub>DSS</sub>	Drain-to-Source Leakage Current			20	μΑ	$V_{DS} = 100V, V_{GS} = 0V$
				250		$V_{DS} = 100V, V_{GS} = 0V, T_{J} = 125^{\circ}C$
I <sub>GSS</sub>	Gate-to-Source Forward Leakage			100	nA	V <sub>GS</sub> = 20V
	Gate-to-Source Reverse Leakage			-100		$V_{GS} = -20V$

## Dynamic @ T<sub>J</sub> = 25°C (unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
gfs	Forward Transconductance	160			S	$V_{DS} = 50V, I_{D} = 75A$
$Q_g$	Total Gate Charge		150	210	nC	$I_D = 75A$
$Q_{gs}$	Gate-to-Source Charge		35			$V_{DS} = 50V$
$Q_{gd}$	Gate-to-Drain ("Miller") Charge		43			V <sub>GS</sub> = 10V ⑤
$R_G$	Gate Resistance		1.3		Ω	
t <sub>d(on)</sub>	Turn-On Delay Time		25		ns	$V_{DD} = 65V$
t <sub>r</sub>	Rise Time		67			$I_D = 75A$
t <sub>d(off)</sub>	Turn-Off Delay Time		78			$R_G = 2.6\Omega$
t <sub>f</sub>	Fall Time		88			V <sub>GS</sub> = 10V ⑤
C <sub>iss</sub>	Input Capacitance		9620		pF	$V_{GS} = 0V$
C <sub>oss</sub>	Output Capacitance		670			$V_{DS} = 50V$
C <sub>rss</sub>	Reverse Transfer Capacitance		250			f = 1.0MHz
C <sub>oss</sub> eff. (ER)	Effective Output Capacitance (Energy Related)		820			$V_{GS} = 0V$ , $V_{DS} = 0V$ to $80V$ ®
C <sub>oss</sub> eff. (TR)	Effective Output Capacitance (Time Related)®		950			$V_{GS} = 0V, V_{DS} = 0V \text{ to } 80V $

### **Diode Characteristics**

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
I <sub>S</sub>	Continuous Source Current			170①	Α	MOSFET symbol
	(Body Diode)					showing the
I <sub>SM</sub>	Pulsed Source Current	_		670		integral reverse
	(Body Diode) ②⑦					p-n junction diode.
$V_{SD}$	Diode Forward Voltage			1.3	V	$T_J = 25^{\circ}C, I_S = 75A, V_{GS} = 0V $ ⑤
t <sub>rr</sub>	Reverse Recovery Time		50	75	ns	$T_J = 25^{\circ}C$ $V_R = 85V$ ,
			60	90		$T_J = 125$ °C $I_F = 75A$
Q <sub>rr</sub>	Reverse Recovery Charge		94	140	nC	$T_J = 25^{\circ}C$ di/dt = 100A/ $\mu$ s $\odot$
			140	210		$T_J = 125$ °C
I <sub>RRM</sub>	Reverse Recovery Current		3.5		Α	$T_J = 25^{\circ}C$
t <sub>on</sub>	Forward Turn-On Time	Intrins	c turn-	on time	is negl	igible (turn-on is dominated by LS+LD)

#### Notes:

- temperature. Bond wire current limit is 120A. Note that current limitations arising from heating of the device leads may occur with some lead mounting arrangements.
- 2 Repetitive rating; pulse width limited by max. junction temperature.
- $R_G = 25\Omega$ ,  $I_{AS} = 108A$ ,  $V_{GS} = 10V$ . Part not recommended for use above this value.
- ⑤ Pulse width  $\leq 400\mu s$ ; duty cycle  $\leq 2\%$ .
- as  $C_{oss}$  while  $V_{DS}$  is rising from 0 to 80%  $V_{DSS}$ .
- O Coss eff. (ER) is a fixed capacitance that gives the same energy as  $C_{oss}\, while \, V_{DS}\, is \, rising \, from \, 0$  to 80%  $V_{DSS}.$
- ® When mounted on 1" square PCB (FR-4 or G-10 Material). For recom mended footprint and soldering techniques refer to application note #AN-994.




Fig 1. Typical Output Characteristics





Fig 3. Typical Transfer Characteristics



**Fig 5.** Typical Capacitance vs. Drain-to-Source Voltage www.irf.com




Fig 2. Typical Output Characteristics




Fig 4. Normalized On-Resistance vs. Temperature




Fig 6. Typical Gate Charge vs. Gate-to-Source Voltage




Fig 7. Typical Source-Drain Diode Forward Voltage




Fig 9. Maximum Drain Current vs. Case Temperature




Fig 11. Typical C<sub>OSS</sub> Stored Energy




Fig 8. Maximum Safe Operating Area




Fig 10. Drain-to-Source Breakdown Voltage




Fig 12. Maximum Avalanche Energy vs. DrainCurrent www.irf.com




Fig 13. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 14. Typical Avalanche Current vs. Pulsewidth




Fig 15. Maximum Avalanche Energy vs. Temperature

## Notes on Repetitive Avalanche Curves , Figures 14, 15: (For further info, see AN-1005 at www.irf.com)

- 1. Avalanche failures assumption:
- Purely a thermal phenomenon and failure occurs at a temperature far in excess of  $T_{jmax}$ . This is validated for every part type.
- 2. Safe operation in Avalanche is allowed as long asT<sub>imax</sub> is not exceeded.
- 3. Equation below based on circuit and waveforms shown in Figures 16a, 16b.
- 4.  $P_{D (ave)}$  = Average power dissipation per single avalanche pulse.
- BV = Rated breakdown voltage (1.3 factor accounts for voltage increase during avalanche).
- 6. I<sub>av</sub> = Allowable avalanche current.
- 7.  $\Delta T$  = Allowable rise in junction temperature, not to exceed  $T_{jmax}$  (assumed as 25°C in Figure 14, 15).
  - t<sub>av =</sub> Average time in avalanche.
  - D = Duty cycle in avalanche =  $t_{av} \cdot f$

 $Z_{th,JC}(D, t_{av})$  = Transient thermal resistance, see Figures 13)

$$\begin{split} P_{D \text{ (ave)}} &= 1/2 \text{ ( } 1.3 \cdot \text{BV} \cdot \text{I}_{av} \text{)} = \triangle \text{T/Z}_{thJC} \\ I_{av} &= 2\triangle \text{T/ [} 1.3 \cdot \text{BV} \cdot \text{Z}_{th} \text{]} \\ E_{AS \text{ (AR)}} &= P_{D \text{ (ave)}} \cdot t_{av} \end{split}$$




Fig 16. Threshold Voltage vs. Temperature




Fig. 18 - Typical Recovery Current vs. dif/dt




Fig. 17 - Typical Recovery Current vs. di<sub>f</sub>/dt




Fig. 19 - Typical Stored Charge vs. di<sub>f</sub>/dt




Fig. 20 - Typical Stored Charge vs. dif/dt




Fig 20. Peak Diode Recovery dv/dt Test Circuit for N-Channel HEXFET® Power MOSFETs




Fig 21a. Unclamped Inductive Test Circuit




Fig 22a. Switching Time Test Circuit




Fig 23a. Gate Charge Test Circuit www.irf.com




Fig 21b. Unclamped Inductive Waveforms




Fig 22b. Switching Time Waveforms





Fig 23b. Gate Charge Waveform

## TO-220AB Package Outline (Dimensions are shown in millimeters (inches))



#### NOTES:

- DIMENSIONING AND TOLERANCING AS PER ASME Y14,5 M- 1994,

- DMENSIONS ARE SHOWN IN INCHES [MILLIMETERS].

  LEAD DMENSION ARE SHOWN IN INCHES [MILLIMETERS].

  LEAD DMENSION AND FINISH UNCONTROLLED IN LI.

  DMENSION D, DI & E DO NOT INCLUDE MOLD FLASH, MOLD FLASH

  SHALL NOT EXCEED .005" (0.127) FER SIDE. THESE DIMENSIONS AR

  MEASURED AT THE OUTERNOST EXTREMES OF THE PLASTIC BODY.
- DIMENSION 61, 63 & c1 APPLY TO BASE METAL ONLY.
- CONTROLLING DIMENSION: INCHES.
  THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSIONS E,H1,D2 & E1
- DIMENSION E2 X H1 DEFINE A ZONE WHERE STAMPING AND SINGULATION IRREGULARITIES ARE ALLOWED.
- OUTLINE CONFORMS TO JEDEC TO-220, EXCEPT A2 (max.) AND D2 (min.) WHERE DIMENSIONS ARE DERIVED FROM THE ACTUAL PACKAGE OUTLINE.

SYMBOL	MILLIM	ETERS	INC	HES		
	MIN.	MAX.	MIN.	MAX.	NOTES	
Α	3.56	4.83	.140	.190		
A1	0.51	1,40	.020	.055		
A2	2.03	2.92	.080	,115		
b	0,38	1,01	.015	.040		
ь1	0.38	0.97	.015	.038	5	
b2	1.14	1.78	.045	.070		
b3	1.14	1.73	.045	.068	5	
С	0.36	0.61	.014	.024		
c1	0.36	0.56	.014	.022	5	
D	14.22	16.51	.560	.650	4	
D1	8,38	9,02	.330	.355		
D2	11,68	12,88	.460	.507	7	
Ε	9.65	10,67	.380	.420	4,7	
E1	6.86	8.89	.270	.350	7	
E2	-	0.76	-	.030	8	
e	2.54 BSC		.100	BSC		
e1	5.08	BSC	.200	.200 BSC		
H1	5.84	6.86	.230	.270	7,8	
L	12.70	14.73	.500	.580		
L1	3.56	4.06	.140	.160	3	
øΡ	3.54	4.08	.139	.161		
Q	2.54	3.42	.100	.135		

HEXFET 1.- GATE 2.- DRAIN 5.- SDURCE

> IGBTs, CoPACK 1,- GATE 2.- COLLECTOR 3.- EMITTER


> > DIODES 1.- ANODE 2.- CATHOD 3.- ANODE

## TO-220AB Part Marking Information

EXAMPLE: THIS IS AN IRF1010 LOT CODE 1789

ASSEMBLED ON WW 19, 1997 IN THE ASSEMBLY LINE 'C'

Note: "P" in assembly line position indicates "Lead-Free"



TO-220AB packages are not recommended for Surface Mount Application.

Note: For the most current drawing please refer to IR website at http://www.irf.com/package/

Data and specifications subject to change without notice. This product has been designed and qualified for the Industrial market. Qualification Standards can be found on IR's Web site.



IR WORLD HEADQUARTERS: 101 N. Sepulveda Blvd., El Segundo, California 90245, USA Tel: (310) 252-7105

TAC Fax: (310) 252-7903