Μοσχογιάννης Πασχάλης ΑΜ 2114026

Άσκηση 1

<u>iverilog - Icarus Verilog compiler Version 10.2 (stable)</u> <u>vvp - Icarus Verilog vvp runtime engine Version 10.2 (stable)</u>

```
$ iverilog -Wall -o dff_tb.vvp dff_tb.v dff.v
$ vvp dff_tb.vvp
$ ls
dff_tb.v
dff_tb.vcd
dff_tb.vvp
dff.y
```

\$ gtkwave dff_tb.vcd




- 1. At rising edge of clock marked 1 the Data D Input is 1, hence Q becomes 1 right after that.
- 2. At rising edge of clock marked 2, the Data is 0, hence Q becomes 0 right after the clock rising edge.
- 3. At 3, Data is 1 at the rising egdge of clock, hence Q becomes 1

Another testbench

\$ gtkwave dff tb.vcd



- 1. At rising edge of clock marked 1 the Data D Input is 1, hence Q becomes 1 right after that. It is undefined x before that.
- 2. At rising edge of clock marked 2, the Data is 0, hence Q becomes 0 right after the clock rising edge.
- 3. At 3, the Data is again 0, hence Q stays 0.
- 4. At 4, Data is 1 at the rising egdge of clock, hence Q becomes 1



\$ iverilog -Wall -o dff8 tb.vvp dff8 tb.v dff8.v

\$ vvp dff8_tb.vvp

VCD info: dumpfile dff8_tb.vcd opened for output.

Clock=0,d=x,q=x

Clock=0,d=243,q=x

Clock=1,d=243,q=243

Clock=1,d=131,q=243


Clock=0,d=131,q=243

Clock=1,d=131,q=131

...

\$ gtkwave dff8 tb.vcd

Signais	Waves							
Time		10 ns	20	ns 3	9 ns	40 ns	50 ns	60 ns
clock=1								
d[7:0]=10000011	xxxxxxx	11110011	10000	011				
q[7:0]=10000011	xxxxxxx	11110011			10000011			
: 1								



\$ iverilog -Wall -o dff8 tb.vvp dff8 tb.v dff8.v

\$ vvp dff8_tb.vvp

VCD info: dumpfile dff8 tb.vcd opened for output.

Clock=0,d= x,q= x

Clock=0,d=243,q=x

Clock=1, d=243, q=0

Clock=1, d=131, q=0

Clock=0, d=131, q=0

Clock=1,d=131,q=131


Clock=0,d=131,q=131

Clock=1,d=131,q=131

...

\$ gtkwave dff8 tb.vcd





\$ iverilog -Wall -o dff_AsyncReset_tb.vvp dff_AsyncReset_tb.v dff_AsyncReset.v

\$ vvp dff_AsyncReset_tb.vvp

VCD info: dumpfile dff_AsyncReset_tb.vcd opened for output.

Clock=0,D=x,Q=0

Clock=1,D=1,Q=1

Clock=0,D=1,Q=1

Clock=1,D=0,Q=0

Clock=0,D=0,Q=0

Clock=1,D=0,Q=0

Clock=0,D=0,O=0

Clock=1,D=1,Q=1

Clock=0,D=1,Q=0

Clock=1,D=1,Q=0

\$ 1s


dff AsyncReset tb.v


dff AsyncReset tb.vcd

dff AsyncReset tb.vvp

dff AsyncReset.v


\$ gtkwave dff AsyncReset tb.vcd







```
$ iverilog -Wall -o dff SyncReset tb.vvp dff SyncReset tb.v dff SyncReset.v
$ vvp dff SyncReset tb.vvp
VCD info: dumpfile dff SyncReset tb.vcd opened for output.
Clock=0,D=x,Q=x
Clock=1,D=1,Q=1
Clock=0,D=1,Q=1
Clock=1,D=0,Q=0
Clock=0,D=0,Q=0
Clock=1,D=0,O=0
Clock=0,D=0,Q=0
Clock=1,D=1,Q=1
Clock=0,D=1,Q=1
Clock=1,D=1,Q=0
$ 1s
dff SyncReset tb.v
dff SyncReset tb.vcd
dff SyncReset tb.vvp
dff_SyncReset.v
```


\$ gtkwave dff SyncReset tb.vcd





Another testbench
















Signals	Waves									
Time	100	9 ps 200	ps 300	ps 400	ps 500	ps	600	ps 700	ps 800	ps
din[3:0] =1011	1011									
D00[3:0] =1011	xxxx	1011		0000		1011				
D01[3:0] =0000	xxxx			0000					1011	
D02[3:0]=0000	xxxx			0000						
D03[3:0]=0000	xxxx			0000						
clock=1										
reset=1										

