

Μοσχογιάννης Πασχάλης AM 2114026

Άσκηση 1


```
1 timescale 1ns/1ps
2
3 module fsm_tb;
4
5     reg clk, reset, in;
6     wire out;
7
8     fsm DUT( .out(out), .clk(clk), .reset(reset), .in(in));
9
10    initial begin
11        $dumpfile("fsm_tb.vcd");
12        $dumpvars;
13
14        clk=0;
15        reset=0;
16        in=0;
17
18        #0.1 reset=1;
19        #0.1 clk=1; in=1;
20        #0.1 clk=0;
21        #0.1 clk=1; in=0;
22        #0.1 clk=0;
23        #0.1 clk=1; in=1;
24        #0.1 clk=0;
25        #0.1 clk=1; in=0;
26        #0.1 clk=0;
27        #0.1
28    end
29 endmodule
```

```
1 timescale 1ns/1ps
2 module fsm (output reg out, input wire clk, reset, in);
3
4     reg state;
5     parameter B=0, A=1;
6
7     always @(posedge clk or negedge reset)
8     if(reset==1'b0)
9     begin
10         state=B;
11         out=1;
12     end
13     else
14     begin
15         case (state)
16         B:
17             begin
18                 out=1;
19                 if(in==0)
20                     state=A;
21                 else
22                     state=B;
23             end
24         A:
25             begin
26                 out=0;
27                 if(in==0)
28                     state=B;
29                 else
30                     state=A;
31             end
32         default: state=B;
33     endcase
34     end
35 endmodule
```

iverilog - Icarus Verilog compiler Version 10.2 (stable)
vvp - Icarus Verilog vvp runtime engine Version 10.2 (stable)

```
$ iverilog -Wall -o fsm_tb.vvp fsm_tb.v fsm.v
$ vvp fsm_tb.vvp
$ ls
fsm_tb.v
fsm_tb.vcd
fsm_tb.vvp
fsm.v
```

```
$ gtkwave fsm_tb.vcd
```




Άσκηση 2

```
1 timescale 1ns/1ps
2 module fsm_tb;
3   reg clk, reset, j, k;
4   wire out;
5   fsm DUT( .out(out), .clk(clk), .reset(reset), .j(j), .k(k));
6
7   initial begin
8     $dumpfile("fsm_tb.vcd");
9     $dumpvars;
10
11     clk=0;
12     reset=0;
13     j=0;
14     k=0;
15
16     #0.1 reset=1;
17     #0.1 clk=1; j=0;
18     #0.1 clk=0;
19     #0.1 clk=1; j=1;
20     #0.1 clk=0;
21     #0.1 clk=1; k=0;
22     #0.1 clk=0;
23     #0.1 clk=1; k=1;
24     #0.1 clk=0;
25
26   end
27 endmodule
```


```
1 timescale 1ns/1ps
2 module fsm (output reg out, input wire clk, reset, j, k);
3   reg state;
4   parameter OFF=0, ON=1;
5   always @(posedge clk or negedge reset)
6     if(reset==1'b0)
7       begin
8         state=OFF;
9         out=0;
10      end
11   else
12     begin
13       case (state)
14       OFF:
15         begin
16           out=0;
17           if(j==1)
18             state=ON;
19         end
20       ON:
21         begin
22           out=1;
23           if(k==0)
24             state=ON;
25         end
26       default: state=OFF;
27     endcase
28   end
29 endmodule
```

```
$ iverilog -Wall -o fsm_tb.vvp fsm_tb.v fsm.v
$ vvp fsm_tb.vvp
$ ls
fsm_tb.v
fsm_tb.vcd
fsm_tb.vvp
fsm.v
```

```
$ gtkwave fsm_tb.vcd
```



Άσκηση 3




```
1 timescale 1ns/1ps
2 module ask3 (output reg out, input wire clk, reset, in);
3   reg [1:0] state;
4   parameter A=2'b00, B=2'b01, C=2'b10, D=2'b11;
5   always @(posedge clk or negedge reset)
6     if(reset==1'b0)
7       begin
8         state=A;
9         out=0;
10      end
11   else
12     begin
13       case (state)
14         A: begin
15             out=0;
16             if(in==1) state=B;
17             else state=A;
18           end
19         B: begin
20             out=0;
21             if(in==0) state=C;
22             else state=B;
23           end
24         C: begin
25             out=1;
26             if(in==1) state=D;
27             else state=A;
28           end
29         D: begin
30             out=1;
31             if(in==0) state=B;
32             else state=B;
33           end
34       endcase
35     end
36 endmodule
```


```
$ iverilog -Wall -o fsm_tb.vvp fsm_tb.v fsm.v
$ vvp fsm_tb.vvp
$ ls
fsm_tb.v
fsm_tb.vcd
fsm_tb.vvp
```

fsm.v

\$ gtkwave fsm_tb.vcd



Άσκηση 4



```

Saturday, January 16, 2021 | 23:36
Terminal Default
...laptop: ~/Μαθήματα/Οργάνωση ΗΥ/2020-2021/Οργάνωση ΗΥ (Εργαστήριο)/lab3/homework4
1 timescale 1ns/1ps
2 module ask4 tb;
3   reg clk, reset, in;
4   wire out;
5   ask4 DUT( .out(out), .clk(clk), .reset(reset), .in(in));
6   initial begin
7     $dumpfile("ask4_tb.vcd");
8     $dumpvars;
9     clk=0;
10    reset=0;
11    in=0;
12    #0.1 reset=1;
13    #0.1 clk=1; in=1;
14    #0.1 clk=0;
15    #0.1 clk=1; in=0;
16    #0.1 clk=0;
17    #0.1 clk=1;
18    #0.1 clk=0;
19    #0.1 clk=1;
20    #0.1 clk=0;
21    #0.1 clk=1; in=1;
22    #0.1 clk=0;
23    #0.1 clk=1; in=0;
24    #0.1 clk=0;
25    #0.1 clk=1;
26    #0.1 clk=0;
27    #0.1 clk=1; in=1;
28    #0.1 clk=0;
29    #0.1 clk=1; in=0;
30    #0.1 clk=0;
31    #0.1 clk=1; in=1;
32    #0.1 clk=0;
33    #0.1 clk=1;
34    #0.1 clk=0;
35  end
36 endmodule
NORMAL R0 | fsm_tb.v unix | utf-8 | verilog 2% 1:1
"fsm_tb.v" [readonly] 36L, 643C

...laptop: ~/Μαθήματα/Οργάνωση ΗΥ/2020-2021/Οργάνωση ΗΥ (Εργαστήριο)/lab3/homework4
1 timescale 1ns/1ps
2 module ask4 (output reg out, input wire clk, reset, in);
3
4   reg [2:0]state;
5   parameter A=3'b000, B=3'b001, C=3'b010, D=3'b011, E=3'b100;
6
7   always @(posedge clk or negedge reset)
8     if(reset==1'b0)
9       begin
10        state=A;
11        out=0;
12      end
13     else
14       begin
15        case (state)
16          A: begin
17            out=0;
18            if(in==0) state=C;
19            else state=E;
20          end
21          B: begin
22            out=0;
23            if(in==0) state=D;
24            else state=C;
25          end
26          C: begin
27            out=1;
28            if(in==0) state=E;
29            else state=B;
30          end
31          D: begin
32            out=1;
33          end
34          E: begin
35            out=1;
36          end
37        endcase
38      end
39   end

```

```
$ iverilog -Wall -o fsm_tb.vvp fsm_tb.v fsm.v
```

```
$ vvp fsm_tb.vvp
```

```
$ ls
```

```
fsm_tb.v
```

```
fsm_tb.vcd
```

```
fsm_tb.vvp
```

```
fsm.v
```

```
$ gtkwave fsm_tb.vcd
```

