Μοσχογιάννης Πασχάλης ΑΜ 2114026 Άσκηση 1

<u>iverilog - Icarus Verilog compiler Version 10.2 (stable)</u> <u>vvp - Icarus Verilog vvp runtime engine Version 10.2 (stable)</u>

```
$ iverilog -Wall -o homework1_tb.vvp homework1_tb.v homework1.v

$ vvp homework1_tb.vvp

$ ls

homework1_tb.v

homework1_tb.vcd

homework1_tb.vvp

homework1.v
```

\$ gtkwave homework1 tb.vcd



X	Y	Z
0	0	1
1	0	0
0	1	0
1	1	1

```
### Tills Default

### Counterstriptone - Mindighyptone (Dygotowogn HW/2020-2021/Opydowogn HW/2020-2021/Opydowogn
```

\$ iverilog -Wall -o homework2_tb.vvp homework2_tb.v homework2.v

\$ vvp homework2 tb.vvp

\$ ls


homework2 tb.v

homework2_tb.vcd

homework2 tb.vvp

homework2.v

\$ gtkwave homework2 tb.vcd



x(1)	x(0)	y(1)	y(0)	Z
0	0	0	0	1
1	0	1	0	1
0	1	0	1	1
1	1	1	1	1

\$ iverilog -Wall -o homework3_tb.vvp homework3_tb.v homework3.v

\$ vvp homework3_tb.vvp

\$ ls

homework3 tb.v


homework3_tb.vcd

homework3 tb.vvp

homework3.v

\$ gtkwave homework3_tb.vcd

Signals	Wave	S																											
Time)	100 ps	200	ps	300 r	ps 400) ps	500	ps	600	ps	700	ps	800	ps	900	ps	1 ns	1100) ps	1200	ps 130)0 p	s 1400) ps	1500	ps	1600	ps
×[1:0]	00						01								10						1	1							
y[1:0]	00	01		10	1	1	00		01	X	10		11		00		01	16	9	11	Θ	Θ	01		10		11		
z																													



\$ iverilog -Wall -o homework3_tb.vvp homework3_tb.v homework3.v

\$ vvp homework3 tb.vvp

\$ ls


homework3_tb.v

homework3_tb.vcd

homework3_tb.vvp

homework3.v

\$ gtkwave homework3_tb.vcd



```
Tilix: Default
                            le 1ns/1ps
"homework5.v"
                                                                                                                                                                                                                e ripple_carry(
utput wire [7:0] Sum,
utput wire Cout,
nput wire [7:0] A, B);
                       homework5_tb;
                     eg [7:0] A, B;
ire [7:0] Sum;
ire Cout;
                                                                                                                                                                                                          full_adder U0(.Sum(Sum[0]), .Cout(c1), .A(A[0]), .B(B[0]), .Cin(1'b0));
full_adder U1(.Sum(Sum[1]), .Cout(c2), .A(A[1]), .B(B[1]), .Cin(c1));
full_adder U2(.Sum(Sum[2]), .Cout(c3), .A(A[2]), .B(B[2]), .Cin(c2));
full_adder U3(.Sum(Sum[3]), .Cout(c4), .A(A[3]), .B(B[3]), .Cin(c3));
full_adder U4(.Sum(Sum[4]), .Cout(c5), .A(A[4]), .B(B[4]), .Cin(c4));
full_adder U5(.Sum(Sum[5]), .Cout(c6), .A(A[5]), .B(B[5]), .Cin(c5));
full_adder U6(.Sum(Sum[6]), .Cout(c7), .A(A[6]), .B(B[6]), .Cin(c6));
full_adder U7(.Sum(Sum[7]), .Cout(Cout), .A(A[7]), .B(B[7]), .Cin(c7));
module
                ripple_carry DUT(
    .Sum(Sum),
    .Cout(Cout),
    .A(A),
    .B(B));
                         NORMAL homework5.v
"homework5.v" 17L, 770C written
                                                                                                                                                                                                                                                                                           unix | utf-8 | verilog | 5% 1:1
                                                                                                                                                                                                            clude "half_adder.v"

ule full_adder(output wire Sum, Cout, input wire A, B, Cin);
 wire ha_1_sum, ha_1_cout, ha_2_cout;
                                                                                                                                                                                                            \label{eq:half_adder_U0(.Sum(ha\_1\_sum), .Cout(ha\_1\_cout), .A(A), .B(B)); $$half_adder U1(.Sum(Sum), .Cout(ha\_2\_cout), .A(ha\_1\_sum), .B(Cin)); $$ or U2(Cout, ha\_2\_cout, ha\_1\_cout); $$
         Smonitor ("Value of A is %d, B is %d, and the calculated sum is %d, as well as the Cout is %d at time %0t",A,B,Sum,Cout,$time);
 27
28
29
30
                                                                                                                                                                                           NORMAL full_adder.v
"full_adder.v" 8L, 321C written
                                                                                                                                                                                                                                                                                          unix | utf-8 | verilog 50% 4:0
                                                                                                                                                                                                                                    Οργάνωση ΗΥ/2020-2021/Οργάνωση ΗΥ (Εργαστήριο)/lab1/homework5
der(output wire Sum, Cout, input wire A,B);
                                                                                                                                                                                                          ule half_adder(outp
U0 (Sum, A, B);
U1 (Cout, A, B);
INSERT homework5_tb.v
-- INSERT --
                                                                                                 unix | utf-8 | verilog 3% 1:1 NORMAL half_adder.v
                                                                                                                                                                                                                                                                                           unix | utf-8 | verilog | 25% | 1:1
```

```
$ iverilog -Wall -o homework5_tb.vvp homework5_tb.v

$ vvp homework5_tb.vvp

$ ls

full_adder.v

half_adder.v

homework5_tb.v

homework5_tb.vcd

homework5_tb.vvp


homework5.v
```

\$ gtkwave homework5 tb.vcd


Signals	Waves			
Time	100	ps 200) ps 300	ps 400 ps
A[7:0]	00	71	6C	1C
B[7:0]	0A	CE	23	4B
Cout				
Sum[7:0]	0A	3F	8F	67

```
$ iverilog -Wall -o BCD_tb.vvp BCD_tb.v BCD.v
$ vvp BCD_tb.vvp
$ ls
BCD_tb.v BCD_tb.vcd BCD_tb.vvp BCD.v
```

\$ gtkwave BCD tb.vcd



<u>a</u>



\$ iverilog -Wall -o homework7_tb.vvp homework7_tb.v homework7.v \$ ls

homework7_tb.v homework7_tb.vcd homework7_tb.vvp homework7.v

\$ vvp homework7 tb.vvp

VCD info: dumpfile homework7_tb.vcd opened for output.


SELECT= $0,A=1,B=0,C=1,D=0,\overline{Y}=1$

SELECT=2,A=1,B=0,C=1,D=0,Y=0

SELECT=1,A=1,B=0,C=1,D=0,Y=1

SELECT=3,A=1,B=0,C=1,D=0,Y=0

\$ gtkwave homework7_tb.vcd



```
Tilix: Default
   3 module demultiplexer_tb;
4 // Inputs
5 reg in;
6 reg s0,s1,s2;
7 Outputs
9 wire d0,d1,d2,d3,d4,d5,d10
11 // Instantiate the Unit |
11 // Instantiate the Unit |
12 |/ Instantiate the Unit |
13 |/ Instantiate the Unit |
14 |/ Instantiate the Unit |
15 |/ Instantiate the Unit |
16 |/ Instantiate the Unit |
17 |/ Instantiate the Unit |
18 |/ Instantiate the Unit |
19 |/ Instantiate the Unit |
10 |/ Instantiate the Unit |
10 |/ Instantiate the Unit |
11 |/ Instantiate the Unit |
12 |/ Instantiate the Unit |
13 |/ Instantiate the Unit |
14 |/ Instantiate the Unit |
15 |/ Instantiate the Unit |
16 |/ Instantiate the Unit |
17 |/ Instantiate the Unit |
18 |/ Instantiate the Unit |
18 |/ Instantiate the Unit |
19 |/ Instantiate the Unit |
10 |/ Instantiate the Unit |
11 |/ Instantiate the Unit |
12 |/ Instantiate the Unit |
13 |/ Instantiate the Unit |
14 |/ Instantiate the Unit |
15 |/ Instantiate the Unit |
16 |/ Instantiate the Unit |
17 |/ Instantiate the Unit |
18 |/ Instantiate the U
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              s0,s1,s2,
d0,d1,d2,d3,d4,d5,d6,d7);
ut in,s0,s1,s2;
put d0,d1,d2,d3,d4,d5,d6,d7;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      d0, d1, d2, d3, d4, d5, d6, d7;

d0=(in & ~s2 & ~s1 & ~s0),

d1=(in & ~s2 & ~s1 & s0),

d2=(in & ~s2 & s1 & ~s0),

d3=(in & ~s2 & s1 & s0),

d4=(in & s2 & ~s1 & s0),

d5=(in & s2 & ~s1 & s0),

d6=(in & s2 & s1 & ~s0),

d7=(in & s2 & s1 & s0);
                                                    d0,d1,d2,d3,d4,d5,d6, d7;
                      // Instantiate the Unit Under Test (UUT) demultiplexer DUT(
11 //
12 den
13
14
15
16
17 );
18 in:
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35 en
                                               in(in),


.s0(s0),.s1(s1),.s2(s2),

.d0(d0),.d1(d1),.d2(d2),.d3(d3),

.d4(d4),.d5(d5),.d6(d6),.d7(d7)
                                                                                                           ("demultiplexer_tb.vcd");
                                                 // Initialize Inputs
                                                                                     in = 0;
s0 = 0;
s1 = 0;
s2 = 0;
                                               SZ = 0;
// Wait 100 ns for global reset to finish
#100; in = 1;
s0 = 0;
s1 = 1;
s2 = 0;
                                               // Wait 100 ns for global reset to finish #100;
// Add stimulus here
                                                                                                                                                                                                                                                                                unix | utf-8 | verilog | 2% | 1:1 | INSERT | demultiplexer.v
      NORMAL demultiplexer_tb.v
demultiplexer_tb.v" 35L, 687C written
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  unix | utf-8 | verilog
```

\$ iverilog -Wall -o demultiplexer_tb.vvp demultiplexer_tb.v demultiplexer.v
\$ vvp demultiplexer_tb.vvp
\$ ls
demultiplexer_tb.v demultiplexer_tb.vcd demultiplexer_tb.vvp demultiplexer.v


\$ gtkwave demultiplexer tb.vcd




<u>a</u> Tilix: Default 1 //testbench for homework8_a <mark>le</mark> 1ns / 1ps "toplevel_hw_8_a.v" out wire p1y,p2y, ut wire p1a,p1b,p1c,p1d,p2a,p2b,p2c,p2d 4
5 input wlre pic,,
6);
7
8 submodule hw 8 a U0 (ply,pla,plb,plc,pld);
9 submodule_hw_8_a U1 (p2y,p2a,p2b,p2c,p2d);
10 homework8_a_tb; g pla,plb,plc,pld,p2a,p2b,p2c,p2d; re ply,p2y; \$dumpvars;
pla=1'b1; plb=1'b1; plc=1'b1; pld=1'b1;
p2a=1'b0; p2b=1'b0; p2c=1'b0; p2d=1'b1;
#0.1 pla=1'b1; plb=1'b1; plc=1'b0; pld=1'b0;
p2a=1'b0; p2b=1'b1; p2c=1'b1; p2d=1'b1;
#0.1 pla=1'b1; plb=1'b1; plc=1'b0; pld=1'b0;
p2a=1'b0; p2b=1'b1; p2c=1'b1; p2d=1'b1;
#0.1 pla=1'b1; plb=1'b1; plc=1'b1; pld=1'b0;
p2a=1'b1; p2b=1'b1; p2c=1'b1; p2d=1'b0;
#0.1 pla=1'b1; plb=1'b1; plc=1'b1; pld=1'b0;
p2a=1'b1; p2b=1'b1; p2c=1'b1; p2d=1'b0; NORMAL toplevel_hw_8_a.v "toplevel hw_8 a.v" [noeol] 11L, 227C unix | utf-8 | verilog | 9% | 1:1 submodule_hw_8_a(NORMAL submodule_hw_8_a.v 'submodule hw 8_a.v" 8L, 107C unix | utf-8 | verilog | 12% | 1:1 NORMAL homework8_a_tb.v 'homework8_a_tb.v" [noeol] 29L, unix | utf-8 | verilog | 3% 1:1

```
$ iverilog -Wall -o homework8_a_tb.vvp homework8_a_tb.vvp
$ vvp homework8_a_tb.vvp
$ ls
homework8_a_tb.v
homework8_a_tb.vcd
homework8_a_tb.vvp
submodule_hw_8_a.v
toplevel hw 8 a.v
```

\$ gtkwave homework8_a_tb.vcd





```
$ iverilog -Wall -o homework8_b_tb.vvp homework8_b_tb.v $ vvp homework8_b_tb.vvp $ ls homework8_b_tb.v homework8_b_tb.vvp homework8_b_tb.vvp homework_b_tb.vcd submodule_hw_8_b_and.v submodule_hw_8_b_not.v submodule_hw_8_b_or.v toplevel hw 8 b.v
```

\$ gtkwave homework8_b_tb.vcd



```
"submodule_hw_8_c_or.v"
"submodule_hw_8_c_not.v"
"submodule_hw_8_c_xor.v"
    //testbench for homework1
              le 1ns / 1ps
"toplevel_hw_8_c.v"
            homework8_c_tb;
        toplevel_hw_8_c DUT(
    .X(X),
    .Y(Y),
    .Z(Z),
    .F(F)
                                                                                                10 whre URI,MUTA,DR2,XURI;
11 submodule_hw_8_c_rot U0 (DR1,X,Y);
12 submodule_hw_8_c_not U1 (NOTX,X);
13 submodule_hw_8_c_xor U2 (XOR1,Y,Z);
14 submodule_hw_8_c_rot U3 (OR2,NOTX,XOR1);
15 submodule_hw_8_c_xor U4 (F,XOR1,OR2);
16 endmodule_I
                                                                                                     MAL toplevel_hw_8_c.v
                                                                                                                                                 unix | utf-8 | verilog | 6% 1:1
                        e("homework8_c_tb.vcd");
             X=1'b0; Y=1'b0; Z=1'b0;
#10 X=1'b0; Y=1'b0; Z=1'b1;
#10 X=1'b0; Y=1'b1; Z=1'b0;
                                                                                                           submodule_hw_8_c_not(
             #10 X=1 b0; Y=1 b1; Z=1 b0;
#10 X=1'b0; Y=1'b1; Z=1'b1;
#10 X=1'b1; Y=1'b0; Z=1'b0;
#10 X=1'b1; Y=1'b0; Z=1'b1;
#10 X=1'b1; Y=1'b1; Z=1'b0;
#10 X=1'b1; Y=1'b1; Z=1'b1;
                                                                                                                                                 unix | utf-8 | verilog | 16% | 1:1
                                                                                                NORMAL submodule_hw_8_c_not.v
                                                                                                          le submodule_hw_8_c_or(
                                                                                                         output wire \overline{F}1, input wire A,B
                                                                                                      U0 (F1, A, B);
                                                 NORMAL homework8_c_tb.v homework8 c tb.v" [noeol] 35L, 718C
                                                                                                                                                 unix | utf-8 | verilog | 16% | 1:1
    ...top: ~/Μαθήματα/Οργάνωση HY/2020-2021/Οργάνωση HY (Εργαστήριο)/lab1/homework8/c 🔻
        module submodule hw 8 c xor(
                  output wire F1,
                   input wire A,B
     3
         );
    4
        xor U0 (F1, A, B);
     6 endmodule
  NORMAL submodule hw 8 c xor.v
                                                                                                   unix | utf-8 | verilog | 16%
                                                                                                                                                                                1:1
"submodule hw 8 c xor.v" 6L, 100C
```

```
$ iverilog -Wall -o homework8_c_tb.vvp homework8_c_tb.v $ vvp homework8_c_tb.vvp $ ls homework8_c_tb.v homework8_c_tb.v homework8_c_tb.v homework8_c_tb.v homework8_c_tb.v by submodule_hw_8_c_not.v submodule_hw_8_c_not.v submodule_hw_8_c_or.v toplevel_hw_8_c.v
```

\$ gtkwave homework8_c_tb.vcd

