26.12.2018 Intel 8080 OPCODES

Intel 8080 instruction set

	x0	x1	x2	х3	x4	x5	х6	x7	x8	х9	ΧA	хВ	xC	хD	хE	хF
	NOP	LXI B,d16	STAX B	INX B	INR B		MVI B,d8	RLC	*NOP	DAD B	LDAX B	DCX B	INR C	DCR C	MVI C,d8	RRC
0		3 10			1 5	DCR B	,		-	1 10			1 NR C		MV1 C, a8	-
0x	1 4	3 10	1 7	1 5	_	1 5	2 7	1 4 	1 4	-	1 7	1 5	_	1 5	2 /	1 4
					SZAP-	SZAP-							SZAP-	SZAP-		C
	*NOP	LXI D,d16	STAX D	INX D	INR D	DCR D	MVI D,d8	RAL	*NOP	DAD D	LDAX D	DCX D	INR E	DCR E	MVI E,d8	RAR
1x	1 4	3 10	1 7	1 5	1 5	1 5	2 7	1 4	1 4	1 10	1 7	1 5	1 5	1 5	2 7	1 4
					SZAP-	SZAP-		·		·			SZAP-	SZAP-		C
	*NOP	LXI H,d16	SHLD a16	INX H	INR H	DCR H	MVI H,d8	DAA	*NOP	DAD H	LHLD a16	DCX H	INR L	DCR L	MVI L,d8	CMA
2x	1 4	3 10	3 16	1 5	1 5	1 5 SZAP-	2 7	1 4	1 4	1 10 	3 16	1 5	1 5	1 5 SZAP-	2 7	1 4
-					SZAP-			SZAPC		~			SZAP-			
2	*NOP 1 4	LXI SP,d16	STA a16	INX SP 1 5	INR M 1 10	DCR M	MVI M,d8	STC	*NOP	DAD SP	LDA a16	DCX SP 1 5	INR A 1 5	DCR A 1 5	MVI A,d8 2 7	CMC
3x	1 4	3 10	3 13			1 10	2 10	1 4 	1 4	1 10 	3 13			SZAP-	2 /	1 4 C
-					SZAP -	SZAP -							SZAP-			_
41/	MOV B,B 1 5	MOV B,C 1 5	MOV B,D 1 5	MOV B,E 1 5	MOV B,H 1 5	MOV B,L 1 5	MOV B,M	MOV B,A	MOV C,B 1 5	MOV C,C 1 5	MOV C,D	MOV C,E	MOV C,H 1 5	MOV C,L 1 5	MOV C,M 1 7	MOV C,A 1 5
4x	1 5	1 5	1 5	1 5	1 5	1 5	1 7	1 5	1 5	1 5	1 5	1 5	1 5	1 5	/	1 5
	MOV D,B	MOV D,C	MOV D,D	MOV D,E	MOV D,H	MOV D,L	MOV D,M	MOV D,A	MOV E,B	MOV E,C	MOV E,D	MOV E,E	MOV E,H	MOV E,L	MOV E,M	MOV E,A
F.,	моv D, в 1 5	1 5	· ·	-	_	,		-	,		-	1 5	,	1 5	1 7	-
5x	1 5	1 5	1 5	1 5	1 5	1 5	1 7	1 5	1 5	1 5	1 5	1 5	1 5	1 5	/	1 5
	MOV H,B	MOV H,C	MOV H,D	MOV H,E	MOV H,H	MOV H,L	MOV H,M	MOV H,A	MOV L,B	MOV L,C	MOV L,D	MOV L,E	MOV L,H	MOV L,L	MOV L,M	MOV L,A
6x	1 5	1 5	1 5	1 5	1 5	1 5	1 7	1 5	1 5	1 5	1 5	1 5	1 5	1 5	1 7	1 5
0.0																
	MOV M.B	MOV M,C	MOV M.D	MOV M,E	MOV M.H	MOV M,L	HLT	MOV M,A	MOV A,B	MOV A,C	MOV A,D	MOV A,E	MOV A,H	MOV A,L	MOV A,M	MOV A,A
7x	1 7	1 7	1 7	1 7	1 7	1 7	1 7	1 7	1 5	1 5	1 5	1 5	1 5	1 5	1 7	1 5
/^		/	,	/	,	/	/	/							/	
-	ADD B	ADD C	ADD D	ADD E	ADD H	ADD L	ADD M	ADD A	ADC B	ADC C	ADC D	ADC E	ADC H	ADC L	ADC M	ADC A
8x	1 4	1 4	1 4	1 4	1 4	1 4	1 7	1 4	1 4	1 4	1 4	1 4	1 4	1 4	1 7	1 4
0.	SZAPC	SZAPC	SZAPC	SZAPC	SZAPC	SZAPC	SZAPC	SZAPC	SZAPC	SZAPC	SZAPC	SZAPC	SZAPC	SZAPC	SZAPC	SZAPC
	SUB B	SUB C	SUB D	SUB E	SUB H	SUB L	SUB M	SUB A	SBB B	SBB C	SBB D	SBB E	SBB H	SBB L	SBB M	SBB A
9x	1 4	1 4	1 4	1 4	1 4	1 4	1 7	1 4	1 4	1 4	1 4	1 4	1 4	1 4	1 7	1 4
	SZAPC	SZAPC	SZAPC	SZAPC	SZAPC	SZAPC	SZAPC	SZAPC	SZAPC	SZAPC	SZAPC	SZAPC	SZAPC	SZAPC	SZAPC	SZAPC
	ANA B	ANA C	ANA D	ANA E	ANA H	ANA L	ANA M	ANA A	XRA B	XRA C	XRA D	XRA E	XRA H	XRA L	XRA M	XRA A
Ax	1 4	1 4	1 4	1 4	1 4	1 4	1 7	1 4	1 4	1 4	1 4	1 4	1 4	1 4	1 7	1 4
	SZAPC	SZAPC	SZAPC	SZAPC	SZAPC	SZAPC	SZAPC	SZAPC	SZAPC	SZAPC	SZAPC	SZAPC	SZAPC	SZAPC	SZAPC	SZAPC
	ORA B	ORA C	ORA D	ORA E	ORA H	ORA L	ORA M	ORA A	CMP B	CMP C	CMP D	CMP E	CMP H	CMP L	CMP M	CMP A
Bx	1 4	1 4	1 4	1 4	1 4	1 4	1 7	1 4	1 4	1 4	1 4	1 4	1 4	1 4	1 7	1 4
	SZAPC	SZAPC	SZAPC	SZAPC	SZAPC	SZAPC	SZAPC	SZAPC	SZAPC	SZAPC	SZAPC	SZAPC	SZAPC	SZAPC	SZAPC	SZAPC
	RNZ	POP B	JNZ a16	JMP a16	CNZ a16	PUSH B	ADI d8	RST 0	RZ	RET	JZ a16	*JMP a16	CZ a16	CALL a16	ACI d8	RST 1
Cx	1 11/5	1 10	3 10	3 10	3 17/11	1 11	2 7	1 11	1 11/5	1 10	3 10	3 10	3 17/11	3 17	2 7	1 11
							SZAPC								SZAPC	
	RNC	POP D	JNC a16	OUT d8	CNC a16	PUSH D	SUI d8	RST 2	RC	*RET	JC a16	IN d8	CC a16	*CALL a16	SBI d8	RST 3
Dx	1 11/5	1 10	3 10	2 10	3 17/11	1 11	2 7	1 11	1 11/5	1 10	3 10	2 10	3 17/11	3 17	2 7	1 11
							SZAPC								SZAPC	
	RPO	POP H	JPO a16	XTHL	CPO a16	PUSH H	ANI d8	RST 4	RPE	PCHL	JPE a16	XCHG	CPE a16	*CALL a16	XRI d8	RST 5
Ex	1 11/5	1 10	3 10	1 18	3 17/11	1 11	2 7	1 11	1 11/5	1 5	3 10	1 5	3 17/11	3 17	2 7	1 11
							SZAPC								SZAPC	
	RP	POP PSW	JP a16	DI	CP a16	PUSH PSW	ORI d8	RST 6	RM	SPHL	JM a16	EI	CM a16	*CALL a16	CPI d8	RST 7
Fx	1 11/5	1 10	3 10	1 4	3 17/11	1 11	2 7	1 11	1 11/5	1 5	3 10	1 4	3 17/11	3 17	2 7	1 11
		SZAPC					SZAPC								SZAPC	
<u> </u>			1	1	1							1				

Misc/control instructions Jumps/calls 8bit load/store/move instructions 16bit load/store/move instructions 8bit arithmetic/logical instructions 16bit arithmetic/logical instructions

INS reg Length in bytes → 2 7 S Z A P C ← Flags affected Duration of conditional calls and returns is different when action is taken or not. This is indicated by two numbers separated by "/". The higher number (on the left side of "/") means duration of instruction when action is taken, the lower number (on the right side of "/") means duration of instruction when action is not taken.

[←] Instruction mnemonic ← Duration in cycles

26.12.2018 Intel 8080 OPCODES

Registers

15 8	7 0	
A (accumulator)	F (flags)	← PSW
В	С	← B
D	Е	← D
Н	L	← H

15 0
SP (stack pointer)
PC (program counter)

Flag register (F) bits:

7	6	5	4	3	2	1	0
S	Z	0	A	0	P	1	С

- S Sign Flag
- Z Zero Flag
- **0** Not used, always zero
- A also called AC, Auxiliary Carry Flag
- **0** Not used, always zero
- P Parity Flag
- 1 Not used, always one
- C Carry Flag