Report on Project 2

Big picture thoughts and ideas

To implement a simple CPU module in project 2, we need to know how a CPU works.

First, what we input each time is a 32-bit MIPS instruction, regA and regB storing 32-bit value.

Then, parse an instruction into opcode, rs, rt, rd, shamt, func, imm(stands for immediate).

According to the opcode, we can decide which operation ALU should take except the R type instructions.


Furthermore, according to the func, we can decide which R-type instruction is and ALU will perform its corresponding operation, say, "add" and "xor".

After knowing the operation, we fetch data that the operation needs which may store in regA, regB, shamt, func or imm.

Then we process the data, say, doing sign/zero-extension to imm(for I type instruction) or slicing the 32-bit value stored in regA or regB to get the shamt(for sllv, srlv and srav).

Finally, we can use these processed data, do corresponding operation and receive the result.

A data flow chart



The detailed running process for instruction

addu

The **addu** operation provides addition with rs and rt. The overflow flag will be ignored.

instruction	reg_A	reg_B	
000000 00000 00001 00010 00001 100001	1000_0000_0000_0000	1111_1111_1111_1111	
	0000_0000_0000_0000	0000_0000_0000_0000	
000000 00000 00001 00010 00010 100001	0000_0000_0000_0000	1111_1111_1111_1111	
	0000_0000_0000_0001	1111_1111_1111_1110	
000000 00000 00001 00010 00100 100001	0000_0000_0000_0000	0111_1111_1111_1111	
	0000_0000_0000_0001	1111_1111_1111_1110	

Output:

reg_A	reg_B	result	zero	neg	overflow
80000000	ffff0000	7fff0000	0	0	0
00000001	fffffffe	fffffff	0	1	0
00000001	7ffffffe	7fffffff	0	0	0

The operation is **addu** because the opcode is 000000 and the func is 100001. "rs" is 00000 which means we need to fetch regA. "rt" is 00001 which means we need to fetch regB. Then we add regA and regB and get the result. If the result is negative, the neg flag will be 1.

add

The **add** operation provides addition with rs and rt. We only care about the overflow flag so zero flag and negative flag will be ignored.

instruction	reg_A	reg_B	
000000 00000 00001 00000 00000	0000_0000_0000_0000	0000_0000_0000_0000	
100000	0000_0000_0000_0101	0000_0000_0000_0001	
000000 00000 00001 00000 00010	0111_1111_1111_1111	0000_0000_0000_0000	
100000	1111_1111_1111_1111	0000_0000_0000_0001	
000000 00000 00001 00000 00010	0000_0000_0000_0000	1111_1111_1111	
100000	0000_0000_0000_0001	1111_1111_1111_1110	

Output:

reg_A	reg_B	result	zero	neg	overflow
00000005	00000001	00000006	0	0	0
7ffffff	00000001	80000000	0	0	1
00000001	fffffffe	fffffff	0	0	0

The operation is **add** because the opcode is 000000 and the func is 100000. "rs" is 00000 which means we need to fetch regA. "rt" is 00001 which means we need to fetch regB. Then we add regA and regB and get the result. If the result overflows, the overflow flag will be 1.

Note that the running processes of sub, subu, and, or, xor, nor are quite similar to add and addu. Determine the operation by opcode and func. Fetch the data and do the corresponding operation and get the result. Thus, they will not be illustrated here.

How to check if the result of addition and subtraction overflow?

If 2 Two's Complement numbers are added, and they both have the same sign (both positive or both negative), then overflow occurs if and only if the result has the opposite sign. Overflow never occurs when adding operands with different signs.

Thus, we can check if result[31] equals to addend[31]. If they are equal, no overflow. If not, overflow happens.

If 2 Two's Complement numbers are subtracted, and their signs are different, then overflow occurs if and only if the result has the same sign as the subtrahend.

Thus, we can check if result[31] equals to subtrahend[31]. If they are equal, overflow happens. If not, no overflow.

sltThe **slt** operation compares rs and rt. If rs < rt, set the negative flag to 1.

instruction	reg_A	reg_B	
000000 00000 00001 00000 00000	0000_0000_0000_0000	0000_0000_0000_0000	
101010	0000_0000_0000_0001	0000_0000_0000_0010	
000000 00000 00001 00000 00010	1011_1111_1111_1111	0000_0000_0000_0000	
101010	1111_1111_1111_1111	0000_0000_0000_0001	
000000 00000 00001 00000 00010	0000_0000_0000_0000	0000_0000_0000_0000	

101010	0000_0000_0000_0111	0000_0000_0000_0111
--------	---------------------	---------------------

Output:

reg_A	reg_B	result	zero	neg	overflow
00000001	00000002	00000000	0	1	0
bfffffff	00000001	00000000	0	1	0
0000007	0000007	00000000	0	0	0

The operation is **slt** because the opcode is 000000 and the func is 101010. "rs" is 00000 which means we need to fetch regA. "rt" is 00001 which means we need to fetch regB. Then we compare regA and regB and set the flag. If regA < regB, neg flag is 1. Otherwise, the flag is 0.

To compare two numbers, first we need to compare their 32nd bit to see their sign. Then we compare their value. Since sltu, beq and bne are similar to slt, their tables will not be shown here.

For I type instruction, the only difference from R type instruction is to change an operand which should be a 32-bit value stored in register in R type instruction to an extended immediate in I type instruction. The rest is the same. Thus, the detailed running process of I type will not be repeated again and we focus on the following problem.

How to do zero extend and sign extend for I type instruction?

How to run the program?

First, enter the folder where ALU.v and test_ALU.v exist and enter "make com" (to compile the program).

Then, enter "make run" and it will show the test results on the terminal.

Here is an example:

```
(base) pantaodeMacBook-Pro:ALU pantao$ make com
iverilog -W all -o ALU ALU.v test ALU.v
(base) pantaodeMacBook-Pro:ALU pantao$ make run
operation:
                ; instruction: 0xxxxxxxxx; reg_A: 0xxxxxxxxxx; reg_B: 0xxxxxxxxxx; result: 0xxxxxxxxxxx;
                                                                                                           flags: 0bxxx
operation: addu;
                                             reg_A: 0x80000000;
                                                                        0xffff0000;
                  instruction: 0x00011061;
                                                                 reg_B:
                                                                                              0x7fff0000:
                                                                                                                  0b000
                                                                                     result:
                                                                                                           flags:
operation:
            sll;
                  instruction:
                                0x00011040;
                                             reg_A:
                                                    0xdddddddd;
                                                                 reg_B:
                                                                        0x00000001;
                                                                                     result:
                                                                                              0x00000002;
                                                                                                                  0b000
                                                                                                           flags:
                                0x00011080;
                                                    0xdddddddd;
                                                                 reg_B:
                                                                        0x00000001;
                                                                                     result:
                                                                                              0x00000004;
operation:
            sll;
                  instruction:
                                             reg_A:
                                                                                                           flags:
                                                                                                                  0b000
                                                    0x40404040;
                                                                 reg_B:
operation:
            sll:
                  instruction:
                                0x00011040:
                                             reg_A:
                                                                        0x00000001:
                                                                                     result:
                                                                                              0x00000002:
                                                                                                           flags:
                                                                                                                  0b000
                                0x00011100;
                                                    0x40404040;
                                                                        0x00000001;
                                                                                              0x00000010;
                                                                                                                  9h999
operation:
            sll;
                  instruction:
                                             reg_A:
                                                                 reg_B:
                                                                                     result:
                                                                                                           flags:
                                                    0x00000005;
                                                                        0x00000001;
operation:
                  instruction:
                                0x00010020;
                                             reg_A:
                                                                 reg_B:
                                                                                     result:
                                                                                              0x00000006;
                                                                                                                  0b000
            add;
                                                                                                           flags:
                                0x00010020;
                                                    0x7fffffff;
                                                                 reg_B:
                                                                        0x00000001;
                                                                                              0x80000000;
                                                                                                                  0b100
operation:
            add:
                  instruction:
                                             reg_A:
                                                                                     result:
                                                                                                           flags:
                                                                        0x00000001;
                                0x00010022:
                                                    0x800000000;
                                                                 reg_B:
                                                                                                                  0b100
operation:
             sub;
                  instruction:
                                             reg_A:
                                                                                     result:
                                                                                              0x7fffffff:
                                                                                                           flags:
                                                                                                           flags:
operation:
             sub;
                  instruction:
                                0x00010022;
                                             reg_A: 0x7fffffff;
                                                                 reg_B:
                                                                        0x00000001;
                                                                                     result:
                                                                                              0x7ffffffe;
                                                                                                                  0b000
                                                    0x00000001;
operation:
            sub;
                  instruction:
                                0x00010022;
                                             reg_A:
                                                                 reg_B:
                                                                        0x80000000;
                                                                                     result:
                                                                                              0x80000001;
                                                                                                           flags:
                                                                                                                  0b100
                                                                 reg_B:
                                                                        0x00000001;
           srlv;
                                0x00200006:
                                             reg_A:
                                                    0xdddddddd;
                                                                                                                  9h999
operation:
                  instruction:
                                                                                     result:
                                                                                              0x6eeeeeee:
                                                                                                           flags:
operation:
           srlv;
                  instruction:
                                0x00200006;
                                             reg_A:
                                                    0x00000003;
                                                                 reg_B:
                                                                        0x00000001;
                                                                                     result:
                                                                                              0x00000001;
                                                                                                           flags:
                                                                                                                  0b000
operation:
           sllv;
                  instruction:
                                0x00200004;
                                             reg_A:
                                                    0xdddddddd;
                                                                 reg_B:
                                                                        0x00000001;
                                                                                     result:
                                                                                              0xbbbbbbba;
                                                                                                           flags:
                                                                 reg_B:
                                0x00200004;
                                             reg_A:
                                                    0x00000003;
                                                                        0x00000001;
                                                                                              0x00000006;
                                                                                                                  0b000
operation:
                  instruction:
                                                                                     result:
                                                                                                           flags:
           sllv:
            sra;
                                                                                              0xeeeeeee;
                                                                                                           flags:
operation:
                  instruction:
                                0x00000043;
                                             reg_A: 0xdddddddd;
                                                                 reg_B:
                                                                        0x00000001;
                                                                                     result:
                                                                                                                  0b000
                                                                 reg_B:
operation:
                  instruction:
                                0x00000043;
                                             reg_A:
                                                    0x8dddddd1;
                                                                        0x00000001;
                                                                                     result:
                                                                                              0xc6eeeee8;
                                                                                                                  0b000
             sra:
                                                                                                           flags:
                                0x00000043;
                                                    0x00000003;
                                                                 reg_B:
                                                                        0x00000001;
operation:
                  instruction:
                                             reg A:
                                                                                     result:
                                                                                              0x00000001;
                                                                                                           flags:
                                                                                                                  0b000
            sra:
                                                                        0x00000001;
                                0x00200007:
                                             reg_A: 0xdddddddd;
                                                                 reg_B:
                                                                                                           flags:
operation:
           srav;
                  instruction:
                                                                                     result:
                                                                                              0xeeeeeeee:
                                                                                                                  0b000
                                0x00200043;
operation:
            sra;
                  instruction:
                                             reg_A:
                                                    0x8dddddd1;
                                                                 reg_B:
                                                                        0x00000001;
                                                                                     result:
                                                                                              0xc6eeeee8;
                                                                                                           flags:
                                                                                                                  0b000
                                0x00200043;
                                             reg_A:
                                                    0x00000003;
                                                                 reg_B:
                                                                        0x00000001;
                                                                                     result:
                                                                                              0x00000001;
operation:
                  instruction:
                                                                                                           flags:
                                                                                                                  0b000
            sra;
                                                    0xdddddddd;
                                                                 reg_B:
                                                                                                           flags:
operation:
            srl:
                  instruction:
                                0x00010042:
                                             reg_A:
                                                                        0x00000007;
                                                                                     result:
                                                                                              0x00000003:
                                                                                                                  0b000
                                0x20200009;
                                                    0x00000003;
                                                                        0x00000011;
                                                                                              0x0000001a;
operation:
           addi;
                  instruction:
                                             reg_A:
                                                                 reg_B:
                                                                                     result:
                                                                                                           flags:
                                                                                                                  0b000
                                             reg_A:
                                                                 reg_B:
                                                                        0x00000011;
                                                                                                           flags:
operation:
                  instruction:
                                0x20000009;
                                                    0x00000003;
                                                                                     result:
                                                                                              0x0000000c;
                                                                                                                  0b000
           addi:
                                0x20000009;
                                             reg_A:
                                                                 reg_B:
                                                                        0x00000011;
                                                                                              0x80000008;
                                                                                                                  0b100
operation:
           addi:
                  instruction:
                                                    0x7fffffff:
                                                                                     result:
                                                                                                           flags:
                                                                        0x0000002b;
                                                                                              0x00000029;
                                0x00010024;
                                                    0x0000002d;
                                                                 reg_B:
                                                                                                           flags:
                                                                                                                  0b000
operation:
            and:
                  instruction:
                                             reg_A:
                                                                                     result:
operation:
                  instruction:
                                0x00010024;
                                             reg_A: 0x00000007;
                                                                 reg_B:
                                                                        0x00000002;
                                                                                     result:
                                                                                              0x00000002;
                                                                                                           flags:
                                                                                                                  0b000
             and;
operation:
                  instruction:
                                0x00010025;
                                             reg_A:
                                                    0x0000002d;
                                                                 reg_B:
                                                                        0x0000002b;
                                                                                     result:
                                                                                              0x0000002f;
                                                                                                           flags:
             or;
                                                    0x0000002d;
                                                                 reg_B:
                                                                        0x0000002b;
                                             reg_A:
                                0x00010026;
                                                                                              0x00000006;
                                                                                                           flags:
                                                                                                                  0b000
operation:
             xor:
                  instruction:
                                                                                     result:
operation:
                  instruction: 0x00010027;
                                             reg_A: 0x0000002d;
                                                                 reg_B:
                                                                        0x0000002b;
                                                                                     result:
                                                                                              0xffffffd0;
                                                                                                           flags:
                                                                                                                  0b000
             nor;
operation:
             beq;
                  instruction:
                                0x10010027;
                                             reg_A:
                                                    0x00000007;
                                                                 reg_B:
                                                                        0x00000002;
                                                                                     result:
                                                                                              0xffffffd0;
                                                                                                           flags:
                                             reg_A: 0x00000007;
                                                                 reg_B:
                                                                        0×00000007;
                                                                                              0xffffffd0;
                                0x10010027;
                                                                                                                  0b001
operation:
                  instruction:
                                                                                     result:
                                                                                                           flags:
            bea:
                                                                                              0xffffffd0;
            bne;
                  instruction: 0x14010027;
operation:
                                             reg_A: 0x00000007;
                                                                 reg_B: 0x000000002;
                                                                                     result:
                                                                                                           flags:
                                                                                                                  0b001
                  instruction:
                                0x14010027;
                                             reg_A:
                                                    0x00000007;
                                                                 reg_B:
                                                                        0x00000007;
                                                                                              0xffffffd0;
operation:
            bne;
                                                                                     result:
                                                                                                           flags:
                                             reg_A: 0x00000007; reg_B: 0x00000002; result: 0x00000007;
operation: andi;
                  instruction: 0x30010027;
                                                                                                           flags:
                                                                                                                  0b000
                                                                                                          flags:
                  instruction: 0x2801002a; reg_A: 0x00000007; reg_B: 0x00000007; result: 0x00000001;
                                                                                                                  0b010
operation: slti;
```

The first line can be ignored. The output of flags shown on the terminal is in binary and from right to left, the first bit is zero flag, the second bit is negative flag and the third bit is overflow flag.