

4 bit High Speed Domino Logic Footed Comparator (dvsdcmp_1v8)

- Specs released under Apache License 2.0
- Please contact Kunal at <u>kunalpghosh@gmail.com</u> in case of any doubts

Application Note for comparator (dvsdcmp_1v8)



dvsdcmp_1v8 preferred dimensions, pin locations and metal layers









Vdd - 3um x 0.28um (metal 2)




dvsdcmp_1v8 operating modes



dvsdcmp_1v8 operating modes



dvsdcmp_1v8 operating modes



dvsdcmp_1v8 plots and values needed

- 1) Clock vs Time at Fclk = 5 MHz and Vdd = 1.8V
- 2) A [3:0] vs Time at Fclk = 5 MHz
- 3) B [3:0] vs Time at Fck = 5 MHz
- 4) Out vs Time at Fclk = 5 MHz