

Title		
Size	Number	Revision
C		
Date:	2021/3/3	Sheet of
File:	U-work\03 CLK SchDoc	Drawn By

1

2

3

4

5

6

A

A

B





B

C

C

D

D



Title		
Size	Number	Revision
Date:	2021/3/3	Sheet 1 of 1
File:	U-work_04.GPB0&FAN.SchDwg	Drawn By:

1










2

3



4

5


6



Title		
Size	Number	Revision
C		
Date:	2021/3/3	Sheet of
File:	U-work_05_RS232&TRIG_SchDoc	Drawn By



Title			
Size C	Number		Revision
Date:	2021/3/3	Sheet of	
File:	H:\work\106 FPGA_ENET_SchDoc	Drawn By:	



Title		
Size	Number	Revision
C		
Date:	2021/3/3	Sheet of
File:	U-work\10 CON SchDoc	Drawn By