

Title		
Size: C	Number	Revision
Date: 2021/7/2		Sheet of
File: H:\work\..\01 POWER.SchDoc		Drawn By:


J1A
AS0B826-S78B-7H
J1B
AS0B826-S78B-7H
EGND
EVCC_3V3
EVCC_2V5
FPGA_EVCC_5V
D1
LED-0805-G-SMD-HL
D2
LED-0805-G-SMD-HL
D3
LED-0805-G-SMD-HL
Q3
8050
Q4
8050
Q5
8050
BIT:000
Title
Size
C
Number
Revision
Date:
2021/7/2
Sheet of
File:
H:\work\..\02 FPGA_MODULE.SchDoc
Drawn By:



Title		
Size: C	Number	Revision
Date: 2021/7/2		Sheet of
File: H:\work\..\03 IV_ADC.SchDoc		Drawn By:



Title		
Size: C	Number	Revision
Date: 2021/7/2	Sheet of	
File: H:\work\..\04 FPGA POWER_ON_SIG.SchDoc	Drawn By:	



Title		
Size: C	Number	Revision
Date: 2021/7/2		Sheet of
File: H:\work\..\05 FPGA_ENET_SchDoc		Drawn By:



MAX CURRENT 2A



Title		
Size: C	Number	Revision
Date: 2021/7/2		Sheet of
File: H:\work\..\06 CON.SchDoc		Drawn By:

Title		
Size A3	Number	Revision
Date: 2021/7/2		Sheet of
File: H:\work\..\TOP.SchDoc		Drawn By: