

## VERSION

| No. | Version | Date      | Details | Name      | Check |
|-----|---------|-----------|---------|-----------|-------|
| 1   | V1.0.0  | 2020/4/20 | Initial | wangcheng |       |
| 2   | V1.0.1  |           |         |           |       |
|     |         |           |         |           |       |

| PCB Process Description |                      |
|-------------------------|----------------------|
| Board Thickness         | 1.0mm                |
| Base material           | Copper-clad laminate |
| Copper Thickness        | 1 oz                 |
| Pad Processing          | HAL&SMOBC            |
| Solder/Mask             |                      |
|                         |                      |
|                         |                      |
|                         |                      |

| Title |                       |           |
|-------|-----------------------|-----------|
| Size  | Number                | Revision  |
| C     |                       |           |
| Date: | 2021/6/30             | Sheet of  |
| File: | H:\work\01\VER\SchDoc | Drawn By: |

1

2

3

4

5

6

A

A

B

B

C

C

D

D

| Title  |            |           |
|--|------------|-----------|
| Size   | Number     | Revision  |
| C  |            |           |
| Date: 2021/6/30<br>File: H:\work\02 Block Diagram.SchDoc | Sheet of 1 | Drawn By: |

1

2

3

4

5

6

1

2

3

4

5

6

A

A

B

B

C

C

D

D

| Title                                  |          |           |
|--|----------|-----------|
| Size                                   | Number   | Revision  |
| C                                      |          |           |
| Date: 2021/6/30                        | Sheet of |           |
| File: H:\work\03 SYS POWER TREE.SchDoc |          | Drawn By: |

1




2

3

4






5

6





GW2A55\_D\_2VS R48 4.7K CTRLCARD DETECT CTRLCARD DETECT


Note Increase terminal resistor placement near connector




| Title |                            |           |
|-------|----------------------------|-----------|
| Size  | Number                     | Revision  |
| C     |                            |           |
| Date: | 2021/6/30                  | Sheet of  |
| File: | H:\work\04 CtrlCARD SchDoc | Drawn By: |









|   |        |                 |
|---|--------|-----------------|
| Title                                     |        |                 |
| Size<br>C                                 | Number | Revision        |
| Date:<br>2021/6/30                        |        | Sheet of<br>1/1 |
| File:<br>H:\work_\08 POWER CONNECT SchDoc |        | Drawn By:       |

A

A

B


B

C


C

D

D




| Title |                             |           |
|-------|-----------------------------|-----------|
| Size  | Number                      | Revision  |
| A4    |                             |           |
| Date: | 2021/6/30                   | Sheet of  |
| File: | H:\work\09 Led Board.SchDoc | Drawn By: |



A

1



B

10


C


1


D

10


| Title |                        |           |
|-------|------------------------|-----------|
| Size  | Number                 | Revision  |
| C     |                        |           |
| Date: | 2021/6/30              | Sheet of  |
| File: | H:\work\..1 CLK.SchDoc | Drawn By: |








| Title |                                  |              |
|-------|----------------------------------|--------------|
| Size  | Number                           | Revision     |
| C     |                                  |              |
| Date: | 2021/6/30                        | Sheet of     |
| File: | H:\work\14 FPGA BANK POWER A.Sch | Download By: |



A

10


## PCB adds screen printing FPGA\_A



四


10

U9H 10 Page 7 1.5V



6

1





10

|                                       |        |           |
|---------------------------------------|--------|-----------|
| Title                                 |        |           |
| Size<br>C                             | Number | Revision  |
| Date<br>2021/6/30                     |        | Sheet of  |
| File<br>H:\work_\16FPGA_DDR3_A.SchDoc |        | Drawn By: |

### PCB adds screen printing FPGA\_A

LVDS Group with equal length , TX be a group , RX be a group

|                      |                      |
|----------------------|----------------------|
| ICCI LVDS TX CLK_P   | RCC1 LVDS TX CLK_P   |
| ICCI LVDS TX CLK_N   | RCC1 LVDS TX CLK_N   |
| ICCI LVDS TX DATA0_P | RCC1 LVDS TX DATA0_N |
| ICCI LVDS TX DATA0_N | RCC1 LVDS TX DATA0_P |
| ICCI LVDS TX DATA1_P | RCC1 LVDS TX DATA1_N |
| ICCI LVDS TX DATA1_N | RCC1 LVDS TX DATA1_P |
| ICCI LVDS TX DATA2_P | RCC1 LVDS TX DATA2_N |
| ICCI LVDS TX DATA2_N | RCC1 LVDS TX DATA2_P |
| ICCI LVDS TX DATA3_P | RCC1 LVDS TX DATA3_N |
| ICCI LVDS TX DATA3_N | RCC1 LVDS TX DATA3_P |



CTRLCARD LVDS TX CLK\_P

CTRLCARD LVDS TX CLK\_N

CTRLCARD LVDS TX DATA0\_P

CTRLCARD LVDS TX DATA0\_N

CTRLCARD LVDS TX DATA1\_P

CTRLCARD LVDS TX DATA1\_N

CTRLCARD LVDS TX DATA2\_P

CTRLCARD LVDS TX DATA2\_N

CTRLCARD LVDS TX DATA3\_P

CTRLCARD LVDS TX DATA3\_N

CTRLCARD LVDS RX CLK\_P

CTRLCARD LVDS RX CLK\_N

CTRLCARD LVDS RX DATA0\_P

CTRLCARD LVDS RX DATA0\_N

CTRLCARD LVDS RX DATA1\_P


CTRLCARD LVDS RX DATA1\_N

CTRLCARD LVDS RX DATA2\_P

CTRLCARD LVDS RX DATA2\_N

CTRLCARD LVDS RX DATA3\_P

CTRLCARD LVDS RX DATA3\_N



ICCI LVDS RX CLK\_P

ICCI LVDS RX CLK\_N

ICCI LVDS RX DATA0\_P

ICCI LVDS RX DATA0\_N

ICCI LVDS RX DATA1\_P


ICCI LVDS RX DATA1\_N

ICCI LVDS RX DATA2\_P

ICCI LVDS RX DATA2\_N

ICCI LVDS RX DATA3\_P


ICCI LVDS RX DATA3\_N



| Title |                                |           |
|-------|--------------------------------|-----------|
| Size  | Number                         | Revision  |
| C     |                                |           |
| Date: | 2021/6/30                      | Sheet of  |
| File: | H:\work\17 FPGA BANKA.A.SchDoc | Drawn By: |


A

A




B

B



C

C




D

D

| Title |                                |           |
|-------|--------------------------------|-----------|
| Size  | Number                         | Revision  |
| Date: | 2021/6/30                      | Sheet of  |
| File: | H:\work\18 FPGA BANKB A.SchDoc | Drawn By: |


A

1




B

10




C

1




B


10





| Title |                                      | Revision     |
|-------|--------------------------------------|--------------|
| Size  | Number                               |              |
| C     |                                      |              |
| Date  | 2021/6/30                            | Sheet of     |
| File  | H:\work\...J19 ERGA POWER LDO CL-S-4 | Document By: |



| Title |                                   | Revision  |
|-------|-----------------------------------|-----------|
| Size  | Number                            |           |
| C     |                                   |           |
| Date: | 2021/6/30                         | Sheet of  |
| File: | H:\work\120 FPGA BANK POWER C1 S1 | Drawn By: |









GMDA-LV/CPG494CE/K



AB10 IOB45B/GCLK5\_1/DQ7





DL74B/LPL.L3\_C\_IN/DQ4




10L3/B/LPL12\_C\_F8/LVDS/DQ2


|   |        |                 |
|---|--------|-----------------|
| Title                                     |        |                 |
| Size<br>C                                 | Number | Revision        |
| Date<br>2021/6/30                         |        | Sheet of<br>1/2 |
| File<br>H:\2021\1\23 ERGA BANKB.C1-SchDoc |        | Drawn By:       |








| Title |                                     | Revision     |
|-------|-------------------------------------|--------------|
| Size  | Number                              |              |
| C     |                                     |              |
| Date: | 2021/6/30                           | Sheet of     |
| File: | H:\work\..._25 FPGA BANK POWER.DSch | Download By: |







|                   |        |                   |
|-------------------|--------|-------------------|
| Title             |        |                   |
| Size<br>C         | Number | Revision          |
| Date<br>2021/6/30 |        | Sheet of<br>1/28  |
| Date<br>2021/6/30 |        | Drawn By<br>Huang |

