











Title		
Size C	Number	Revision
Date: 2021/3/3	Sheet of	
File: H:\work\02 DAC SchDoc	Drawn By:	





Title		
Size	Number	Revision
C		
Date:	2021/3/3	Sheet: 1 of 1
File:	U-work_09_AIK_Power_SchDoc	Drawn By:



Title			
Size	Number	Revision	
C			
Date:	2021/3/3	Sheet: 1 of 1	
File:	U-work-110 FPGA Module SchDoc	Drawn By:	







Title		
Size	Number	Revision
C		
Date:	2021/3/3	Sheet of
File:	U-work_Top SchDoe	Drawn By