CS 1050 Computer Organization and Digital Design

Lab 9-10 Nano processor Design Competition

Group Number: 23

Group members:

- 1. 220023U Amarasinghe A.A.D.H.S.
- 2. 220503R Ranasinghe P.I.
- 3. 220520P Rathnayaka R.L.M.P.
- 4. 220548H Samarakoon E.S.P.A.

Content

1.	Content & Group Description	1
2.	Contribution of each team member to the project	2
3.	Introduction	3
4.	Assembly program and its machine code representation	3
5.	Specific instructions for the practical operation of the machine	4
6.	Slice Logic and Primitives	6
7.	All VHDL codes	7
8.	All timing diagrams	53
9.	Constraints file	88
10	. Additional features	90
11.	. Conclusions	92

Contribution of each team member to the project

Member	Individual Contribution	Time Spent				
220023U	Components made: • 4-bit Add/Subtract Unit • 3-bit adder • Program ROM • Top-level design Adding some additional features (Overflow flag) Creating the final report	28 hours				
220503R	Components made:	33 hours				
220520P	Components made:	29 hours				
220548H	Components made:	31 hours				

Introduction

The assigned laboratory task encompasses creating a 4-bit nano processor capable of executing a basic set of instructions. This involves developing various components such as an Add/Subtract unit, a Program Counter, multiplexers, a Register Bank, an Instruction Decoder, and a Program ROM. The goal is to implement the provided instruction set and construct a functional nanoprocessor circuit.

Assembly program and its machine code representation

Assembly program:

```
MOVI R2,2; R2 <-- 2

MOVI R3,3; R3 <-- 3

MOVI R7,1; R7 <-- 1

ADD R7,R1; R7 <-- R7 + R1


ADD R7,R2; R7 <-- R7 + R2

JZR R0,5; If R0 = 0 jump to line 5
```

Machine code representation:

Instruction	Description	Machine code representation
MOVI R2,2	Move immediate value 2 to register R2	100010000010
MOVI R3,3	Move immediate value 3 to register R3	10010000011
MOVI R7,1	Move immediate value 1 to register R7	101110000001
ADD R7,R1	Add values in registers R7 and R1 and	001110010000
	store the result in R7	
ADD R7,R2	Add values in registers R7 and R2 and	001110100000
	store the result in R7	
JZR R0,5	Jump to line 5 if value in register R0 is 0	11000000101

Specific instructions for the practical operation of the machine



Allocated reset button

- The btnD button is allocated for the reset process.
- We reduced the clock speed of the internal clock of the board from 100MHz to 0.5MHz.
 Therefore, press and hold the reset button for at least 2-3 seconds to reset the whole program.

LED signal / 7 -segment display mapping

LED0-LED3 Output of R7 register in Register Bank

• LED0-LED3 → Magnitude bits

LED12-LED15 Flags of 4-bit Add/Subtract Unit

- LED12 → Sign Flag
- LED13 → Overflow Flag
- LED14 → Zero Flag
- LED15 → Carry Flag

7 Segment Display

- In our design, the *rightmost segment* of the 7-Segment display will display the output from the R7 register in the Register Bank. The other three segments will not light up.
- It will display the magnitude of the 4-bit 2's complement number stored in R7 register.

Expected behavior of the program

- Each execution process needs a manual reset to start executing the program in the ROM.
- As the Program Counter and Registers should be initialized to Zero at the start, Program Counter will wait for a reset signal to change its count to start executing the program in the ROM.

Slice Logic and Primitives

Slice Logic

+	-+		+-		+-		+-	+
Site Type		Used		Fixed	I	Available		Util%
+	-+		+-		+		+-	+
Slice LUTs*	I	54	I	0	I	20800	I	0.26
LUT as Logic		54	١	0	I	20800		0.26
LUT as Memory		0		0	I	9600		0.00
Slice Registers		75		0	1	41600		0.18
Register as Flip Flop		65		0	1	41600		0.16
Register as Latch		10		0	1	41600		0.02
F7 Muxes		0		0	I	16300		0.00
F8 Muxes		0	١	0	I	8150		0.00
+	-+		-+-		-+-		+-	+

Primitives

+	-+-		-+-	+
Ref Name		Used	I	Functional Category
+	-+-		-+-	+
FDRE		37		Flop & Latch
FDCE		28		Flop & Latch
LUT4		21		LUT
OBUF		19		IO
LUT3		19		LUT
LUT5		16		LUT
LUT6		12		LUT
LDCE		10		Flop & Latch
CARRY4		8		CarryLogic
LUT2		3	1	LUT
IBUF		2		IO
BUFG		2		Clock
+	-+-		-+-	+


All VHDL codes

Instruction Decoder:

```
-- Company:
-- Engineer:
-- Create Date: 17.04.2024 10:26:09
-- Design Name:
-- Module Name: Instruction Decoder - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM. VComponents.all;
entity Instruction Decoder is
    Port ( I : in STD LOGIC VECTOR (11 downto 0); -- Instruction Bus
           R : in STD LOGIC VECTOR (3 downto 0); -- Register check for jump
           Reg EN : out STD LOGIC VECTOR (2 downto 0); -- Register enable
           LS : out STD LOGIC; --Load select
           IV : out STD LOGIC VECTOR (3 downto 0); -- Immediate value
           Reg S 1 : out STD LOGIC VECTOR (2 downto 0); -- Register select 1
           Reg S 2 : out STD LOGIC VECTOR (2 downto 0); -- Register select 2
           Add Sub : out STD LOGIC; --Abb/Sub select
           JMP : out STD LOGIC; -- Jump Flag
           JMP Address: out STD LOGIC VECTOR (2 downto 0)); -- Address to
jump
```

```
end Instruction Decoder;
architecture Behavioral of Instruction Decoder is
signal opcode: STD LOGIC VECTOR (1 downto 0);
signal Reg_A: STD_LOGIC_VECTOR (2 downto 0);
signal Reg B: STD LOGIC VECTOR (2 downto 0);
signal data: STD_LOGIC_VECTOR (3 downto 0);
begin
opcode<=I(11 downto 10);
Reg A\leq=I(9 downto 7);
Reg B<=I(6 \text{ downto } 4);
data \le I(3 downto 0);
process (opcode, Reg A, Reg B, data, R)
begin
    if opcode="10" then
             JMP<='0';
             LS<='0';
             Reg EN<=Reg A;
             IV<=data;</pre>
             Reg S 1 <= "000";
             Reg S 2 <= "000";
             Add Sub <= '0';
             JMP Address <= "000";</pre>
    elsif opcode="00" then
             JMP<='0';
             LS<='1';
             Reg EN<=Reg A;
             Reg S 1<=Reg A;
             Reg S 2<=Reg B;
             Add Sub <= '0';
             JMP Address <= "000";</pre>
             IV<="0000";
    elsif opcode="01" then
             JMP<='0';
             LS<='1';
             Reg EN<=Reg A;
             Reg S 1<="000";
             Reg S 2 \le Reg A;
             Add Sub <= '1';
```

```
JMP_Address <= "000";</pre>
             IV<="0000";
    elsif opcode="11" then
             JMP_Address<=data(2 downto 0);</pre>
             Reg_S_1<=Reg_A;</pre>
             if R="0000" then
                 JMP<='1';</pre>
             else
                 JMP<='0';
             end if;
             LS <= '0';
             Add_Sub<='0';
             Reg_EN <= "000";</pre>
             _____;
             Reg S 2 <= "000";
    end if;
end process;
end Behavioral;
```



Half Adder:

```
-- Company:
-- Engineer:
-- Create Date: 15.04.2024 21:25:20
-- Design Name:
-- Module Name: HA - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
______
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity HA is
  Port ( A : in STD LOGIC;
          B : in STD LOGIC;
          S : out STD LOGIC;
          C : out STD_LOGIC);
end HA;
architecture Behavioral of HA is
begin
S <= A XOR B;
C <= A AND B;
end Behavioral;
```

Full Adder:

```
-- Company:
-- Engineer:
-- Create Date: 15.04.2024 21:27:24
-- Design Name:
-- Module Name: FA - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity FA is
    Port ( A : in STD LOGIC;
          B : in STD LOGIC;
           C in : in STD LOGIC;
           S : out STD LOGIC;
           C out : out STD LOGIC);
end FA;
architecture Behavioral of FA is
component HA
       port (
       A: in std logic;
       B: in std logic;
       S: out std logic;
```

```
C: out std logic);
    end component;
SIGNAL HAO_S, HAO_C, HA1_S, HA1_C : std_logic;
begin
HA_0 : HA
   port map (
    A => A
   B \Rightarrow B
    S \Rightarrow HA0_S,
    C \Rightarrow HA0 C);
HA 1 : HA
    port map (
   A \Rightarrow HA0 S,
   B => C_in,
    S \Rightarrow HA1_S,
    C \Rightarrow HA1_C);
 S <= HA1_S;
 C_out <= HA0_C OR HA1_C;
end Behavioral;
```

4-bit Add/Subtract unit:


```
-- Company:
-- Engineer:
-- Create Date: 15.04.2024 22:43:30
-- Design Name:
-- Module Name: Add Sub 4bit - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
______
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity Add Sub 4bit is
    Port ( A : in STD_LOGIC_VECTOR (3 downto 0);
          B : in STD LOGIC VECTOR (3 downto 0);
          M : in STD LOGIC;
          S : out STD LOGIC VECTOR (3 downto 0);
          C out : out STD LOGIC;
          Overflow : out STD LOGIC;
          Sign: out STD LOGIC;
          Zero : out STD LOGIC );
end Add Sub 4bit;
architecture Behavioral of Add Sub 4bit is
```

```
component FA
            port (
            A: in std_logic;
             B: in std logic;
             C in: in std logic;
             S: out std_logic;
             C out: out std logic);
     end component;
signal FAO_C, FA1_C, FA2_C, FA3_C : std_logic;
signal TMP: std logic vector(3 downto 0);
signal sum: std_logic_vector(3 downto 0);
signal C output: std logic;
begin
FA 0 : FA
    port map (
       A => A(0)
        B \Rightarrow TMP(0)
        C in => M
        S => sum(0),
        C \text{ out } => FA0 C);
 FA_1 : FA
    port map (
        A => A(1),
        B => TMP(1),
        C in => FA0 C,
        S => sum(1),
        C \text{ out } => FA1 C);
FA 2 : FA
     port map (
       A => A(2),
        B \Rightarrow TMP(2),
        C in => FA1 C,
        S => sum(2),
        C \text{ out } => FA2 C);
FA 3 : FA
     port map (
        A => A(3),
        B => TMP(3),
        C in => FA2 C,
        S => sum(3),
        C out => C output);
TMP(0) <= M XOR B(0);
TMP(1) \le M XOR B(1);
TMP(2) \le M XOR B(2);
```

```
TMP(3) <= M XOR B(3);

C_out <= C_output;
S <= sum;

Overflow <= FA2_C XOR C_output;
Zero <= (NOT sum(0)) AND (NOT sum(1)) AND (NOT sum(2)) AND (NOT sum(3));
Sign <= sum(3);
end Behavioral;</pre>
```




3-bit adder:

```
-- Company:
-- Engineer:
-- Create Date: 15.04.2024 21:39:15
-- Design Name:
-- Module Name: Adder_3bit - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity Adder 3bit is
   Port ( A : in STD LOGIC VECTOR (2 downto 0);
          B : in STD LOGIC VECTOR (2 downto 0);
          C in : in STD LOGIC;
           C out : out STD LOGIC;
           S : out STD_LOGIC_VECTOR (2 downto 0));
end Adder 3bit;
architecture Behavioral of Adder 3bit is
component FA
           port (
           A: in std logic;
            B: in std logic;
            C in: in std logic;
            S: out std logic;
            C out: out std logic);
 end component;
    SIGNAL FAO S, FAO C, FA1 S, FA1 C, FA2 S, FA2 C : std logic;
```

begin

```
FA_0 : FA
   port map (
        A => A(0),
        B \Rightarrow B(0),
        C_in => C_in,
        S => S(0),
        C_Out => FA0_C);
 FA_1 : FA
   port map (
        A => A(1),
        B => B(1),
        C in => FA0 C,
        S \Rightarrow S(1),
        C_Out => FA1_C);
FA_2 : FA
     port map (
        A => A(2),
        B => B(2),
        C_in => FA1_C,
        S => S(2),
        C_Out => C_out);
```

end Behavioral;



D flipflop:


```
-- Company:
-- Engineer:
-- Create Date: 15.04.2024 11:38:59
-- Design Name:
-- Module Name: D FF - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity D FF is
   Port ( D : in STD LOGIC;
           Res : in STD LOGIC;
           Clk : in STD LOGIC;
           Q : out STD LOGIC;
           Qbar : out STD LOGIC);
end D FF;
architecture Behavioral of D FF is
begin
process (Clk) begin
    if (rising edge(Clk)) then
        if Res='1' then
            Q <= '0';
            Qbar <= '1';
        else
            Q <= D;
            Qbar <= not D;
        end if;
    end if;
end process;
end Behavioral;
```

3-bit Program Counter (PC):

```
______
-- Company:
-- Engineer:
-- Create Date: 15.04.2024 12:58:44
-- Design Name:
-- Module Name: PC - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity PC is
   Port ( Res : in STD LOGIC;
          Clk : in STD LOGIC;
          I : in STD LOGIC VECTOR (2 downto 0);
          Q : out STD_LOGIC_VECTOR (2 downto 0));
end PC;
architecture Behavioral of PC is
component D FF
port (
D : in STD LOGIC;
Res: in STD LOGIC;
Clk : in STD LOGIC;
 Q : out STD LOGIC;
Qbar : out STD LOGIC);
end component;
```

begin

```
D_FF0 : D_FF
 port map (
  D \Rightarrow I(0),
  Res => Res,
  Clk => Clk,
  Q \Rightarrow Q(0);
D FF1 : D FF
    port map (
    D => I(1),
    Res => Res,
    Clk => Clk,
    Q \Rightarrow Q(1);
D_FF2 : D_FF
    port map (
    D => I(2),
    Res => Res,
    Clk => Clk,
    Q \Rightarrow Q(2);
end Behavioral;
```



2-to-4 decoder:

```
-- Company:
-- Engineer:
-- Create Date: 13.04.2024 00:48:08
-- Design Name:
-- Module Name: Decoder 2 to 4 - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity Decoder 2 to 4 is
    Port ( I : in STD LOGIC VECTOR (1 downto 0);
          EN : in STD LOGIC;
          Y : out STD_LOGIC_VECTOR (3 downto 0));
end Decoder 2 to 4;
architecture Behavioral of Decoder 2 to 4 is
begin
    Y(3) \le EN AND I(1) AND I(0);
   Y(2) \le EN AND I(1) AND (NOT I(0));
   Y(1) \le EN AND (NOT I(1)) AND I(0);
    Y(0) \le EN AND (NOT I(1)) AND (NOT I(0));
end Behavioral;
```

3-to-8 decoder:

```
-- Company:
-- Engineer:
-- Create Date: 13.04.2024 00:51:16
-- Design Name:
-- Module Name: Decoder 3 8 - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
______
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity Decoder 3 to 8 is
   Port ( I : in STD LOGIC VECTOR (2 downto 0);
          EN : in STD LOGIC;
          Y : out STD LOGIC VECTOR (7 downto 0));
end Decoder 3 to 8;
architecture Behavioral of Decoder 3 to 8 is
component Decoder 2 to 4
port(
I: in STD LOGIC VECTOR (1 downto 0);
EN: in STD LOGIC;
Y: out STD LOGIC VECTOR (3 downto 0));
```


```
end component;
 signal I0, I1 : STD_LOGIC_VECTOR (1 downto 0);
 signal Y0,Y1 : STD_LOGIC_VECTOR (3 downto 0);
 signal en0, en1, I2 : STD LOGIC;
begin
Decoder_2_to_4_0 : Decoder_2_to_4
port map (
I \Rightarrow I0,
EN => en0,
Y \Rightarrow Y0);
Decoder_2_to_4_1 : Decoder_2_to_4
port map(
I \Rightarrow I1,
EN => en1,
Y \Rightarrow Y1);
en0 \leq NOT(I(2)) AND EN;
en1 \leq I(2) AND EN;
IO \ll I(1 \text{ downto } 0);
I1 \ll I(1 \text{ downto } 0);
I2 <= I(2);
Y(3 \text{ downto } 0) \le Y0;
Y(7 downto 4) <= Y1;
end Behavioral;
```

2-way 3-bit multiplexer:

```
-- Company:
-- Engineer:
-- Create Date: 13.04.2024 01:16:50
-- Design Name:
-- Module Name: Mux 2 way 3 bit - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
______
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity Mux 2 way 3 bit is
    Port ( S : in STD LOGIC;
          A : in STD LOGIC VECTOR (2 downto 0);
          B : in STD_LOGIC_VECTOR (2 downto 0);
          Y : out STD LOGIC VECTOR (2 downto 0));
end Mux_2_way_3_bit;
architecture Behavioral of Mux 2 way 3 bit is
signal Y0, Y1, Y2 : STD LOGIC;
begin
```

```
Y0 \le (A(0) \text{ AND (NOT S)) OR } (B(0) \text{ AND S));}
Y1 \le (A(1) \text{ AND (NOT S)) OR } (B(1) \text{ AND S));}
Y2 \le (A(2) \text{ AND (NOT S)) OR } (B(2) \text{ AND S));}
Y(0) \le Y0;
Y(1) \le Y1;
Y(2) \le Y2;
```

end Behavioral;




2-way 4-bit multiplexer:

```
-- Company:
-- Engineer:
-- Create Date: 13.04.2024 13:03:34
-- Design Name:
-- Module Name: Mux_2_way_4_bit - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM. VComponents.all;
entity Mux_2_way_4_bit is
    Port ( S : in STD LOGIC;
           A : in STD_LOGIC_VECTOR (3 downto 0);
           B : in STD LOGIC VECTOR (3 downto 0);
           Y : out STD LOGIC VECTOR (3 downto 0));
end Mux_2_way_4_bit;
architecture Behavioral of Mux 2 way 4 bit is
signal Y0, Y1, Y2, Y3 : STD LOGIC;
begin
```

```
Y0 <= ((A(0) AND (NOT S)) OR (B(0) AND S));
Y1 <= ((A(1) AND (NOT S)) OR (B(1) AND S));
Y2 <= ((A(2) AND (NOT S)) OR (B(2) AND S));
Y3 <= ((A(3) AND (NOT S)) OR (B(3) AND S));
Y(0) <= Y0;
Y(1) <= Y1;
Y(2) <= Y2;
Y(3) <= Y3;
```

end Behavioral;



8-way 1-bit multiplexer:

```
-- Company:
-- Engineer:
-- Create Date: 13.04.2024 00:53:53
-- Design Name:
-- Module Name: Mux 8 to 1 - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM. VComponents.all;
entity Mux 8 to 1 is
    Port (S: in STD LOGIC VECTOR (2 downto 0);
          D: in STD LOGIC VECTOR (7 downto 0);
           EN : in STD LOGIC;
          Y : out STD LOGIC);
end Mux_8_to_1;
architecture Behavioral of Mux 8 to 1 is
```


```
component Decoder_3_to_8
port(
 I: in STD LOGIC VECTOR (2 downto 0);
EN: in STD LOGIC;
Y: out STD_LOGIC_VECTOR (7 downto 0));
end component;
signal Y0: STD_LOGIC_VECTOR(7 downto 0);
begin
Decoder_3_to_8_0 : Decoder_3_to_8
port map(
I \Rightarrow S_{\prime}
EN => EN,
Y => Y0
);
Y \le EN AND ((D(0) AND Y0(0)) OR (D(1) AND Y0(1)) OR (D(2) AND Y0(2)) OR
(D(3) \text{ AND } YO(3)) \text{ OR } (D(4) \text{ AND } YO(4)) \text{ OR } (D(5) \text{ AND } YO(5)) \text{ OR } (D(6) \text{ AND } YO(6))
OR (D(7) \text{ AND } YO(7));
end Behavioral;
```

8-way 4-bit multiplexer:

```
-- Company:
-- Engineer:
-- Create Date: 13.04.2024 13:24:28
-- Design Name:
-- Module Name: Mux 8 way 4 bit - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM. VComponents.all;
entity Mux 8 way 4 bit is
    Port (S: in STD LOGIC VECTOR (2 downto 0);
           I 0 : in STD LOGIC VECTOR (3 downto 0);
           I 1 : in STD LOGIC VECTOR (3 downto 0);
           I 2 : in STD LOGIC VECTOR (3 downto 0);
           I_3 : in STD_LOGIC_VECTOR (3 downto 0);
          I 4 : in STD LOGIC VECTOR (3 downto 0);
          I_5 : in STD_LOGIC_VECTOR (3 downto 0);
          I 6 : in STD LOGIC VECTOR (3 downto 0);
           I 7 : in STD LOGIC VECTOR (3 downto 0);
           Y : out STD LOGIC VECTOR (3 downto 0));
end Mux 8 way 4 bit;
architecture Behavioral of Mux 8 way 4 bit is
component Mux 8 to 1 is
    Port (S: in STD LOGIC VECTOR (2 downto 0);
```

```
D : in STD LOGIC VECTOR (7 downto 0);
           EN : in STD LOGIC;
           Y : out STD LOGIC);
end component;
signal Y0,Y1,Y2,Y3: STD_LOGIC;
begin
Mux_8_to_1_0 : Mux_8_to_1
port map(
 S \Rightarrow S,
D(0) => I O(0),
 D(1) => I 1(0),
 D(2) =  I 2(0),
D(3) => I_3(0),
 D(4) =  I 4(0),
 D(5) => I_5(0),
D(6) =  I 6(0),
D(7) => I_7(0),
EN => '1',
Y => Y0
);
Mux 8 to 1 1 : Mux 8 to 1
port map(
 S => S,
 D(0) => I O(1),
 D(1) =  I 1(1),
 D(2) =  I 2(1),
 D(3) =  I 3(1),
 D(4) => I_4(1),
 D(5) = > I 5(1),
D(6) => I_6(1),
D(7) =   I 7(1),
EN => '1',
 Y => Y1
);
Mux_8_to_1_2 : Mux_8_to_1
 port map(
  S => S,
  D(0) =  I O(2),
  D(1) =  I 1(2),
  D(2) => I_2(2),
  D(3) =  I 3(2),
  D(4) => I_4(2),
```

```
D(5) =  I 5(2),
  D(6) => I_6(2),
  D(7) => I_7(2),
  EN => '1',
  Y => Y2
);
Mux_8_to_1_3 : Mux_8_to_1
  port map(
   S \Rightarrow S
   D(0) =  I 0(3),
   D(1) => I_1(3),
   D(2) =  I 2(3),
   D(3) =  I_3(3),
   D(4) =  I 4(3),
   D(5) =  I_5(3),
   D(6) =  I 6(3),
   D(7) => I_7(3),
  EN => '1',
  Y => Y3
);
Y(0) <= Y0;
Y(1) <= Y1;
Y(2) <= Y2;
Y(3) <= Y3;
end Behavioral;
```



Register:

```
______
-- Company:
-- Engineer:
-- Create Date: 16.04.2024 10:39:00
-- Design Name:
-- Module Name: Reg - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity Reg is
   Port ( D : in STD LOGIC VECTOR (3 downto 0);
          En : in STD LOGIC;
          Res : in STD LOGIC;
          Clk : in STD LOGIC;
          Q : out STD LOGIC VECTOR (3 downto 0));
end Reg;
architecture Behavioral of Reg is
begin
process (Clk, Res) begin
```


```
if (Res='0') then
    if (rising_edge(Clk)) then
    if En = '1' then
        Q <= D;
    end if;
    end if;
else
    Q<= "0000";
end if;</pre>
end process;
end Behavioral;
```

Register Bank:

```
-- Company:
-- Engineer:
-- Create Date: 15.04.2024 20:41:44
-- Design Name:
-- Module Name: Register Bank - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity Register Bank is
    Port ( Res : in STD LOGIC;
           Clk : in STD LOGIC;
           Input : in STD_LOGIC_VECTOR (2 downto 0);
           Data: in STD LOGIC VECTOR (3 downto 0);
           R0 : out STD_LOGIC_VECTOR (3 downto 0);
           R1 : out STD LOGIC VECTOR (3 downto 0);
           R2 : out STD_LOGIC_VECTOR (3 downto 0);
           R3 : out STD LOGIC VECTOR (3 downto 0);
           R4 : out STD LOGIC VECTOR (3 downto 0);
           R5 : out STD LOGIC VECTOR (3 downto 0);
           R6 : out STD_LOGIC_VECTOR (3 downto 0);
           R7 : out STD LOGIC VECTOR (3 downto 0));
```

```
end Register Bank;
architecture Behavioral of Register Bank is
 component Decoder 3 to 8 is
     Port ( I : in STD_LOGIC_VECTOR (2 downto 0);
            EN : in STD LOGIC;
            Y : out STD_LOGIC_VECTOR (7 downto 0));
 end component;
component Reg
     Port ( D : in STD LOGIC VECTOR (3 downto 0);
        En : in STD LOGIC;
        Clk : in STD LOGIC;
        Res : in STD LOGIC;
        Q : out STD_LOGIC_VECTOR (3 downto 0));
 end component;
signal Y0 : STD LOGIC VECTOR (7 downto 0);
begin
Decoder_3_to_8_0 : Decoder_3_to_8
port map(
I => Input,
EN => '1',
Y \Rightarrow Y0;
Reg 0 : reg
     port map(
        D =>"0000",
         Res => Res,
         En => Y0(0),
         Clk => Clk,
         Q \Rightarrow R0;
Reg 1 : reg
     port map (
        D =>Data ,
         Res => Res,
         En => Y0(1),
         Clk => Clk,
         Q \Rightarrow R1);
Reg_2 : reg
     port map (
         D =>Data ,
         Res \Rightarrow Res,
```


```
En => Y0(2),
          Clk => Clk,
          Q \Rightarrow R2;
Reg_3 : reg
     port map(
         D =>Data ,
          Res => Res,
          En => Y0(3),
          Clk => Clk,
          Q \Rightarrow R3;
Reg_4 : reg
     port map (
         D =>Data ,
          Res => Res,
          En => Y0(4)
          Clk => Clk,
          Q \Rightarrow R4);
Reg 5 : reg
     port map (
         D =>Data ,
          Res => Res,
          En => Y0 (5),
          Clk => Clk,
          Q \Rightarrow R5;
Reg 6 : reg
     port map (
          D =>Data,
          Res => Res,
          En => Y0(6),
          Clk => Clk,
          Q \Rightarrow R6);
Reg 7 : reg
     port map (
          D =>Data ,
          Res => Res,
          En => Y0(7),
          Clk => Clk,
          Q \Rightarrow R7;
end Behavioral;
```



Program ROM:

```
-- Company:
-- Engineer:
-- Create Date: 16.04.2024 17:46:48
-- Design Name:
-- Module Name: ROM - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
______
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity ROM is
    Port ( memory_select : in STD_LOGIC_VECTOR (2 downto 0);
         instruction : out STD LOGIC VECTOR (11 downto 0));
end ROM;
architecture Behavioral of ROM is
type rom type is array(0 to 7) of std logic vector(11 downto 0);
signal PROGRAM ROM : rom type := (
"100010000010", --MOV 2 to R1
"100100000011", --MOV 3 to R2
"101110000001", --MOV 1 to R7
```

```
"001110010000", --ADD R7 to R1 and store in R7
"001110100000", --ADD R2 to R7 and store in R7
"110000000101", --Jump to instruction 5 using R0
"000000000000",
"000000000000"
);
begin
instruction <= PROGRAM_ROM(to_integer(unsigned(memory_select)));
end Behavioral;</pre>
```



LUT:

```
-- Company:
-- Engineer:
-- Create Date: 17.04.2024 07:53:36
-- Design Name:
-- Module Name: LUT 16 7 - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity LUT_16_7 is
    Port (address: in STD LOGIC VECTOR (3 downto 0);
           data : out STD_LOGIC_VECTOR (6 downto 0));
end LUT 16 7;
architecture Behavioral of LUT 16 7 is
type rom type is array (0 to 15) of std logic vector(6 downto 0);
signal sevenSegment ROM : rom type := (
```

```
"1000000", -- 0
"1111001", -- 1
"0100100", -- 2
"0110000", -- 3
"0011001", -- 4
"0010010", -- 5
"0000010", -- 6
"1111000", -- 7
"0000000", -- 8
"0010000", -- 9
"0001000", -- a
"0000011", -- b
"1000110", -- c
"0100001", -- d
"0000110", -- e
"0001110" -- f
);
begin
data <= sevenSegment_ROM(to_integer(unsigned(address)));</pre>
end Behavioral;
```


7 segment display:

```
-- Company:
-- Engineer:
-- Create Date: 17.04.2024 08:07:10
-- Design Name:
-- Module Name: Add Sub 7 seg - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity R7_7_seg is
   Port (Input: in STD LOGIC VECTOR (3 downto 0);
           Clk : in STD LOGIC;
           S LED: out STD LOGIC VECTOR (3 downto 0);
           S_7Seg : out STD_LOGIC_VECTOR (6 downto 0);
           Anode : out STD LOGIC VECTOR (3 downto 0));
end R7_7_seg;
architecture Behavioral of R7 7 seg is
component LUT_16_7 is
    Port (address: in STD LOGIC VECTOR (3 downto 0);
           data : out STD_LOGIC_VECTOR (6 downto 0));
end component;
```

```
begin

LUT_0: LUT_16_7
    port map(
        address=>Input,
        data=>S_7Seg
);

S_LED <= Input;
Anode <= "1110";
end Behavioral;</pre>
```



Slow Clock:

```
-- Company:
-- Engineer:
-- Create Date: 15.04.2024 10:37:44
-- Design Name:
-- Module Name: Slow Clk - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity Slow Clk is
    Port ( Clk_in : in STD_LOGIC;
          Clk out : out STD LOGIC);
end Slow Clk;
architecture Behavioral of Slow Clk is
signal count : integer := 1;
signal clk status: std logic :='0';
begin
```

Top-level design (Nano processor):

```
-- Company:
-- Engineer:
-- Create Date: 17.04.2024 18:54:05
-- Design Name:
-- Module Name: NanoProcessor - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity NanoProcessor is
    Port ( Clk : in STD LOGIC;
           Res : in STD LOGIC;
           Carry out:out STD LOGIC;
           Overflow : out STD LOGIC;
           Sign: out STD LOGIC;
           Zero : out STD LOGIC;
           S_LED : out STD_LOGIC_VECTOR (3 downto 0);
           S 7Seg : out STD LOGIC VECTOR (6 downto 0);
           Anode : out STD LOGIC VECTOR (3 downto 0));
end NanoProcessor;
architecture Behavioral of NanoProcessor is
component PC is
    Port ( Res : in STD LOGIC;
          Clk : in STD LOGIC;
           I : in STD_LOGIC_VECTOR (2 downto 0);
```


```
Q : out STD LOGIC VECTOR (2 downto 0));
end component;
component Adder 3bit is
    Port ( A : in STD LOGIC VECTOR (2 downto 0);
           B : in STD LOGIC VECTOR (2 downto 0);
           C in : in STD LOGIC;
           C out : out STD LOGIC;
           S : out STD LOGIC VECTOR (2 downto 0));
end component;
component Mux 2 way 3 bit is
    Port (S: in STD LOGIC;
          A : in STD_LOGIC_VECTOR (2 downto 0);
           B : in STD LOGIC VECTOR (2 downto 0);
          Y : out STD LOGIC VECTOR (2 downto 0));
end component;
component ROM is
    Port ( memory select : in STD LOGIC VECTOR (2 downto 0);
          instruction : out STD LOGIC VECTOR (11 downto 0));
end component ROM;
component Instruction Decoder is
    Port ( I : in STD LOGIC VECTOR (11 downto 0); -- Instruction Bus
           R : in STD LOGIC VECTOR (3 downto 0); -- Register check for jump
           Reg EN : out STD LOGIC VECTOR (2 downto 0); -- Register enable
           LS : out STD LOGIC; --Load select
           IV : out STD LOGIC VECTOR (3 downto 0); -- Immediate value
           Reg S 1 : out STD LOGIC VECTOR (2 downto 0); -- Register select 1
           Reg S 2 : out STD LOGIC VECTOR (2 downto 0); -- Register select 2
           Add Sub : out STD LOGIC; --Abb/Sub select
           JMP : out STD LOGIC; -- Jump Flag
           JMP Address : out STD LOGIC VECTOR (2 downto 0)); -- Address to
jump
end component;
component Mux 2 way 4 bit is
    Port ( S : in STD LOGIC;
           A : in STD LOGIC VECTOR (3 downto 0);
           B : in STD LOGIC VECTOR (3 downto 0);
           Y : out STD LOGIC VECTOR (3 downto 0));
end component;
component Register Bank is
    Port ( Res : in STD LOGIC;
          Clk : in STD LOGIC;
           Input : in STD LOGIC VECTOR (2 downto 0);
           Data : in STD LOGIC VECTOR (3 downto 0);
```

```
R0 : out STD LOGIC VECTOR (3 downto 0);
           R1 : out STD_LOGIC VECTOR (3 downto 0);
           R2 : out STD LOGIC VECTOR (3 downto 0);
           R3 : out STD LOGIC VECTOR (3 downto 0);
           R4 : out STD LOGIC VECTOR (3 downto 0);
           R5 : out STD_LOGIC_VECTOR (3 downto 0);
           R6 : out STD LOGIC VECTOR (3 downto 0);
           R7 : out STD_LOGIC_VECTOR (3 downto 0));
end component;
component Mux 8 way 4 bit is
    Port (S: in STD LOGIC VECTOR (2 downto 0);
           I 0 : in STD LOGIC VECTOR (3 downto 0);
           I 1 : in STD LOGIC VECTOR (3 downto 0);
           I 2 : in STD LOGIC VECTOR (3 downto 0);
           I_3 : in STD_LOGIC_VECTOR (3 downto 0);
          I 4 : in STD LOGIC VECTOR (3 downto 0);
           I_5 : in STD_LOGIC_VECTOR (3 downto 0);
           I 6 : in STD LOGIC VECTOR (3 downto 0);
           I_7 : in STD_LOGIC_VECTOR (3 downto 0);
           Y : out STD LOGIC VECTOR (3 downto 0));
end component;
component R7 7 seg is
    Port (Input: in STD LOGIC VECTOR (3 downto 0);
          Clk : in STD LOGIC;
           S LED : out STD LOGIC VECTOR (3 downto 0);
           S 7Seg : out STD LOGIC VECTOR (6 downto 0);
           Anode : out STD LOGIC VECTOR (3 downto 0));
end component;
component Add Sub 4bit is
    Port ( A : in STD LOGIC VECTOR (3 downto 0);
           B : in STD LOGIC VECTOR (3 downto 0);
          M : in STD LOGIC;
           S : out STD LOGIC VECTOR (3 downto 0);
           C out : out STD LOGIC;
           Overflow : out STD LOGIC;
           Sign: out STD LOGIC;
           Zero : out STD LOGIC );
end component;
component Slow Clk is
    Port ( Clk in : in STD LOGIC;
          Clk out : out STD LOGIC);
end component;
```

```
signal
Mux 2 3 out, PC out, Adder3 out, JMP Address, Register enable, Register select1, Re
gister select2: STD LOGIC VECTOR (2 downto 0);
signal Jump flag, Load select, Add sub select, slow clk out: STD LOGIC;
signal ROM out : STD LOGIC VECTOR (11 downto 0);
signal Mux1_8_4_out, Mux2_8_4_out, Mux_2_4_out, Immediate_value, Add_sub_out:
STD LOGIC VECTOR (3 downto 0);
signal R_0, R_1, R_2, R_3, R_4, R_5, R_6, R_7: STD_LOGIC_VECTOR (3 downto 0);
begin
PC 0: PC port map (
   Res=>Res,
    Clk=>slow clk out,
    I=>Mux 2 3 out,
    Q=>PC out
);
Adder 3bit 0: Adder 3bit port map(
    A=>PC out,
    B=>"001",
    C in=>'0',
    S=>Adder3 out
);
Mux 2 way 3 bit 0: Mux 2 way 3 bit port map(
    S=>Jump flag,
    A=>Adder3 out,
    B=>JMP Address,
    Y=>Mux 2 3 out
);
ROM 0: ROM port map(
    memory select=>PC out,
    instruction=>ROM out
);
Instruction Decoder 0: Instruction Decoder port map(
    I=>ROM out,
    R=>Mux1 8 4 out,
    Reg EN=>Register enable,
    LS=>Load select,
    IV=>Immediate value,
    Reg S 1=>Register select1,
    Reg S 2=>Register select2,
    Add Sub=>Add sub select,
    JMP=>Jump flag,
    JMP Address=>JMP Address
);
```

```
Mux 2 way 4 bit 0: Mux 2 way 4 bit port map(
    S=>Load select,
    A=>Immediate value,
    B=>Add sub out,
    Y=>Mux_2_4_out
);
Register Bank 0: Register Bank port map(
    Res=>Res,
    Clk=>slow_clk_out,
    Input=>Register enable,
    Data=>Mux 2 4 out,
    R0 => R 0,
    R1=>R1
    R2 = > R 2,
    R3 = > R 3
    R4 => R 4,
    R5 = > R 5,
    R6=>R6
    R7=>R 7
);
R7_7_seg_0: R7_7_seg port map(
    Input =>R 7,
    Clk =>slow clk out,
    S LED=>S LED,
    S 7Seg=>S 7Seg,
    Anode =>Anode
);
Mux 8 way 4 bit 0: Mux 8 way 4 bit port map(
    S=>Register select1,
    I = 0 = > R_0,
    I 1 = > R 1,
    I 2 = > R 2,
    I 3 = > R 3,
    I 4=>R 4,
    I 5 = > R 5,
    I 6 = > R 6,
    I 7=>R 7,
    Y=>Mux1 8 4 out
);
Mux 8 way 4 bit 1:Mux 8 way 4 bit port map(
    S=>Register select2,
    I 0=>R 0,
    I 1 = > R 1,
    I 2=>R 2,
```

```
I 3 = > R 3,
    I_4 = > R_4,
    I 5=>R 5,
    I 6 = > R 6,
    I 7=>R 7,
    Y=>Mux2_8_4_out
);
Add Sub 4bit 0: Add Sub 4bit port map(
    A => Mux1_8_4_out,
    B => Mux2 8 4 out,
    M => Add_sub_select,
    S => Add sub out,
    C_out=>Carry_out,
    Overflow =>Overflow,
    Sign=>Sign,
    Zero =>Zero
);
Slow Clk 0: Slow Clk port map(
    Clk in =>Clk,
    Clk out =>slow clk out
);
end Behavioral;
```



All timing diagrams


Instruction Decoder:

```
-- Company:
-- Engineer:
-- Create Date: 17.04.2024 12:03:55
-- Design Name:
-- Module Name: TB Instruction Decoder - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
______
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity TB Instruction Decoder is
-- Port ( );
end TB Instruction Decoder;
architecture Behavioral of TB Instruction Decoder is
component Instruction Decoder is
   Port ( I : in STD LOGIC VECTOR (11 downto 0);
          R : in STD_LOGIC_VECTOR (3 downto 0); -- Register check for jump
```

```
Reg EN : out STD LOGIC VECTOR (2 downto 0);
           LS : out STD_LOGIC;
           IV : out STD LOGIC VECTOR (3 downto 0);
           Reg S 1 : out STD LOGIC VECTOR (2 downto 0);
           Reg S 2 : out STD LOGIC VECTOR (2 downto 0);
           Add Sub : out STD LOGIC;
           JMP : out STD LOGIC;
           JMP_Address : out STD_LOGIC_VECTOR (2 downto 0));
end component;
signal I : STD LOGIC VECTOR (11 downto 0);
signal R : STD LOGIC VECTOR (3 downto 0);
signal Reg EN: STD LOGIC VECTOR (2 downto 0);
signal LS : STD LOGIC;
signal IV : STD LOGIC VECTOR (3 downto 0);
signal Reg_S_1 : STD_LOGIC_VECTOR (2 downto 0);
signal Reg S 2 : STD LOGIC VECTOR (2 downto 0);
signal Add Sub : STD LOGIC;
signal JMP : STD LOGIC;
signal JMP Address: STD LOGIC VECTOR (2 downto 0);
begin
UUT: Instruction Decoder port map(
    I = > I,
    R=>R,
    Reg EN=>Reg EN,
    LS=>LS,
    IV=>IV,
    Reg S 1=>Reg S 1,
    Reg S 2=>Reg S 2,
    Add Sub=>Add Sub,
    JMP=>JMP,
    JMP Address=>JMP Address
);
process
begin
     I<="100010000010";</pre>
     R<="0001";
     wait for 100ns;
     I<="100100000011";</pre>
    R<="0100";
```

```
wait for 100ns;
     I<="101110000001";</pre>
     R<="1101";
     wait for 100ns;
     I<="001110010000";</pre>
     R<="1101";
     wait for 100ns;
     I<="001110100000";</pre>
     R<="0111";
     wait for 100ns;
     I<="010010000000";</pre>
     R<="0001";
    wait for 100ns;
    I<="001110010000";</pre>
    R<="0111";
    wait for 100ns;
    !<="00000000000";</pre>
    R<="0000";
   wait for 100ns;
    wait;
end process;
end Behavioral;
```

ntitled 2											_ 0 2
	52 at 14 bt	± ± + + = +	rlыl								
. - - - -	8 9 10 21	= = 1 10 4	1 1 24 1								1,000.000
											1,000.000
Name	Value	0 ns	100 ns	200 ns	300 ns	400 ns	500 ns	600 ns	700 ns	800 ns	900 ns
₩ [[11:0]	000	882	903	b81	390	3a0	480	390	X	000	
16 [11]	0										
16 [10]	0										
14 [9]	0										
14 [8]	0										
14 [7]	0										
l å [6]	0										كالمالا
1 [5]	0										
lå [4]	0										
l å [3]	0										
l [2]	0										
lå [1]	0										
1 . [0]	0						ļ				
R[3:0]	0	1	-}	- <u>ř</u>	d	7	-\	7	- 		
16 [3]	0										
16 [2]	0										
To [1]	0								_		
16 [0]	0							↓			
Reg_EN[2:0]	0	1			7		1	7	_i		
ไ⇔ [2] ไ⇔ [1]	0						_		_		
le [1]	0								_		
å LS											
⊌ IV[3:0]	0		₩								
16 [3]	0	2	3	11							
16 [2]	0										
16 [1]	0										
W [1]											
		> <									




4-bit Add/Subtract unit:

```
-- Company:
-- Engineer:
-- Create Date: 15.04.2024 23:21:38
-- Design Name:
-- Module Name: TB Add Sub 4bit - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity TB Add Sub 4bit is
-- Port ( );
end TB Add Sub 4bit;
architecture Behavioral of TB Add Sub 4bit is
component Add Sub 4bit is
    Port ( A : in STD_LOGIC_VECTOR (3 downto 0);
          B : in STD LOGIC VECTOR (3 downto 0);
          M : in STD LOGIC;
           S : inout STD LOGIC VECTOR (3 downto 0);
           C out : inout STD LOGIC;
          Overflow: out STD LOGIC;
           Sign: out STD LOGIC;
          Zero : out STD LOGIC );
end component;
signal A : STD LOGIC VECTOR (3 downto 0);
```

```
signal B : STD LOGIC VECTOR (3 downto 0);
signal M : STD LOGIC;
signal S: STD LOGIC VECTOR (3 downto 0);
signal C out : STD LOGIC;
signal Overflow : STD LOGIC;
signal Sign: STD_LOGIC;
signal Zero : STD LOGIC ;
begin
UUT: Add Sub 4bit port map(
A=>A
B=>B,
M=>M
S=>S,
C out=>C out,
Overflow=>Overflow,
Sign=>Sign,
Zero=>Zero
);
process
begin
       --ADD--
        A<="1110";
        B<="1010";
        M<='0';
        WAIT FOR 100 ns;
        A<="1011";
        B<="1010";
        WAIT FOR 100 ns;
        A<="1101";
        B<="1010";
        WAIT FOR 100 ns;
        A<="1111";
        B<="1110";
        WAIT FOR 100 ns;
        A<="0011";
        B<="0111";
        WAIT FOR 100 ns;
        A<="0000";
        B<="0000";
        WAIT FOR 100 ns;
```

```
--SUBSTRACT--
        A<="1111";
        B<="0001";
        M<='1';
        WAIT FOR 100 ns;
        A<="1110";
        B<="1010";
        WAIT FOR 100 ns;
        A<="1011";
        B<="1110";
        WAIT FOR 100 ns;
        A<="1101";
        B<="1010";
        WAIT FOR 100 ns;
        A<="0010";
        B<="1011";
        WAIT FOR 100 ns;
        A<="1111";
        B<="1111";
        WAIT FOR 100 ns;
       WAIT;
end process;
end Behavioral;
```




3-bit adder:

```
-- Company:
-- Engineer:
-- Create Date: 15.04.2024 22:16:42
-- Design Name:
-- Module Name: TB Adder 3bit - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity TB Adder 3bit is
-- Port ();
end TB Adder 3bit;
architecture Behavioral of TB Adder 3bit is
component Adder 3bit is
    Port ( A : in STD LOGIC VECTOR (2 downto 0);
           B : in STD LOGIC VECTOR (2 downto 0);
           C in : in STD LOGIC;
           C out : out STD LOGIC;
           S : out STD LOGIC VECTOR (2 downto 0));
end component;
```

```
signal A : STD LOGIC VECTOR (2 downto 0);
signal B : STD_LOGIC_VECTOR (2 downto 0);
signal C_in : STD_LOGIC;
signal C_out : STD_LOGIC;
signal S : STD LOGIC VECTOR (2 downto 0);
begin
UUT: Adder 3bit port map(
   A = > A
   B=>B,
    C_in=>C_in,
    C_out=>C_out,
    S=>S
);
process
begin
A<= "111";
B<= "101";
C in<='0';</pre>
wait for 100ns;
A<= "101";
B<="101";
wait for 100ns;
A<="110";
B<="101";
wait for 100ns;
A<="111";
B<="111";
wait for 100ns;
A<="001";
B<="001";
wait for 100ns;
A<="011";
B<="001";
```


```
wait for 100ns;
wait;
end process;
end Behavioral;
```



3-bit Program Counter (PC):

```
-- Company:
-- Engineer:
-- Create Date: 15.04.2024 13:06:22
-- Design Name:
-- Module Name: TB PC - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM. VComponents.all;
entity TB PC is
-- Port ( );
end TB PC;
architecture Behavioral of TB PC is
component PC is
  Port ( Res : in STD LOGIC;
          Clk : in STD_LOGIC;
           I : in STD LOGIC VECTOR (2 downto 0);
          Q : out STD LOGIC VECTOR (2 downto 0));
end component;
```

```
signal Res : STD_LOGIC;
signal Clk : STD_LOGIC := '0';
signal I : STD_LOGIC_VECTOR (2 downto 0);
signal Q : STD LOGIC VECTOR (2 downto 0);
begin
UUT: PC port map(
    Res => Res,
    Clk => Clk,
    I \Rightarrow I
    Q => Q
);
process
begin
   Clk <= (not Clk);</pre>
   wait for 10 ns;
end process;
process
begin
    Res <= '1';
    I <= "001";</pre>
    wait for 100 ns;
    I <= "101";</pre>
    wait for 100 ns;
    Res <= '0';
    I <= "000";</pre>
    wait for 100 ns;
    I <= "001";</pre>
    wait for 100 ns;
    I <= "010";</pre>
    wait for 100 ns;
    I <= "011";</pre>
    wait for 100 ns;
end process;
end Behavioral;
```




2-way 3-bit multiplexer:

```
-- Company:
-- Engineer:
-- Create Date: 13.04.2024 01:47:45
-- Design Name:
-- Module Name: TB_Mux_2_way_3_bit - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
______
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity TB Mux 2 way 3 bit is
-- Port ();
end TB Mux 2 way 3 bit;
architecture Behavioral of TB Mux 2 way 3 bit is
component Mux 2 way 3 bit is
   Port ( S : in STD LOGIC;
          A : in STD LOGIC VECTOR (2 downto 0);
          B : in STD_LOGIC_VECTOR (2 downto 0);
          Y : out STD LOGIC VECTOR (2 downto 0));
end component;
```

```
signal S : STD_LOGIC;
signal A : STD_LOGIC_VECTOR (2 downto 0);
signal B : STD_LOGIC_VECTOR (2 downto 0);
signal Y : STD LOGIC VECTOR (2 downto 0);
begin
UUT:Mux_2_way_3_bit PORT MAP(
S => S,
A => A
B \Rightarrow B
Y => Y
);
process
begin
S<='0';
A<= "000";
B<="111";
wait for 100 ns;
S<='1';
A<="111";
B<="010";
wait for 100 ns;
S<='0';
A<= "101";
B<="110";
wait for 100 ns;
S<='1';
A<="100";
B<="000";
wait for 100 ns;
S<='0';
A<="001";
B<="011";
wait for 100 ns;
```

```
S<='1';
A<="000";
B<="111";
wait for 100 ns;
wait;
end process;
end Behavioral;</pre>
```



2-way 4-bit multiplexer:

```
-- Company:
-- Engineer:
-- Create Date: 13.04.2024 13:08:28
-- Design Name:
-- Module Name: TB_Mux_2_way_4_bit - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
______
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity TB Mux 2 way 4 bit is
-- Port ();
end TB Mux 2 way 4 bit;
architecture Behavioral of TB Mux 2 way 4 bit is
component Mux 2 way 4 bit is
   Port ( S : in STD LOGIC;
          A : in STD LOGIC VECTOR (3 downto 0);
          B : in STD_LOGIC_VECTOR (3 downto 0);
          Y : out STD LOGIC VECTOR (3 downto 0));
end component;
```

```
signal S : STD_LOGIC;
signal A : STD_LOGIC_VECTOR (3 downto 0);
signal B : STD_LOGIC_VECTOR (3 downto 0);
signal Y : STD LOGIC VECTOR (3 downto 0);
begin
UUT:Mux 2 way 4 bit PORT MAP(
S \Rightarrow S
A => A
B \Rightarrow B_{\prime}
Y => Y
);
process
begin
S<='0';
A<= "0000";
B<="1111";
wait for 100 ns;
S<='1';
A<="0111";
B<="0101";
wait for 100 ns;
S<='0';
A<= "1101";
B<="1010";
wait for 100 ns;
S<='1';
A<="0100";
B<="1000";
wait for 100 ns;
S<='0';
A<="1011";
B<="1101";
wait for 100 ns;
```


```
S<='1';
A<="1000";
B<="0110";

wait for 100 ns;

S<='0';
A<="1111";
B<="0000";

wait for 100 ns;

wait;
end process;
end Behavioral;</pre>
```



8-way 4-bit multiplexer:


```
-- Company:
-- Engineer:
-- Create Date: 14.04.2024 23:49:04
-- Design Name:
-- Module Name: TB Mux 8 way 4 bit - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM. VComponents.all;
entity TB_Mux_8_way_4_bit is
-- Port ();
end TB_Mux_8_way_4_bit;
architecture Behavioral of TB_Mux_8_way_4_bit is
component Mux 8 way 4 bit is
    Port (S: in STD LOGIC VECTOR (2 downto 0);
           I_0 : in STD_LOGIC_VECTOR (3 downto 0);
           I 1 : in STD LOGIC VECTOR (3 downto 0);
           I_2 : in STD_LOGIC_VECTOR (3 downto 0);
           I 3 : in STD LOGIC VECTOR (3 downto 0);
           I_4 : in STD_LOGIC_VECTOR (3 downto 0);
           I 5 : in STD LOGIC VECTOR (3 downto 0);
```


```
I 6 : in STD LOGIC VECTOR (3 downto 0);
           I 7: in STD LOGIC VECTOR (3 downto 0);
           Y : out STD LOGIC VECTOR (3 downto 0));
end component;
signal S : STD_LOGIC_VECTOR (2 downto 0);
signal I 0 : STD LOGIC VECTOR (3 downto 0);
signal I_1 : STD_LOGIC_VECTOR (3 downto 0);
signal I 2 : STD LOGIC VECTOR (3 downto 0);
signal I_3 : STD_LOGIC_VECTOR (3 downto 0);
signal I 4: STD LOGIC VECTOR (3 downto 0);
signal I_5 : STD_LOGIC_VECTOR (3 downto 0);
signal I 6: STD LOGIC VECTOR (3 downto 0);
signal I_7 : STD_LOGIC_VECTOR (3 downto 0);
signal Y : STD LOGIC VECTOR (3 downto 0);
begin
UUT: Mux 8 way 4 bit PORT MAP (
S => S
I 0 \Rightarrow I 0,
I 1 => I 1,
I 2 \Rightarrow I 2,
I_3 => I_3,
I 4 \Rightarrow I 4
I 5 => I 5,
I 6 => I 6,
I_7 => I_7,
Y \Rightarrow Y ;
process
begin
S <="000";
I 0<= "0000";
I 1<= "0001";</pre>
I 2<= "0010";
I 3<= "0011";
I 4<= "0100";
I 5<= "0101";
I 6<= "0110";
I 7<= "0111";
wait for 100 ns;
S <="001";
I 0<= "1111";
I 1<= "1110";
I 2<= "1101";
I 3<= "0011";
```

```
I 4<= "0100";
I 5<= "0101";
I 6<= "0110";</pre>
I 7<= "0111";
wait for 100 ns;
S <="010";
I 0<= "0000";
I 1<= "0001";</pre>
I 2<= "0010";
I_3<= "0011";</pre>
I 4<= "0100";
I 5<= "0101";
I 6<= "0110";
I_7<= "0111";</pre>
wait for 100 ns;
S <="011";
I 0<= "0000";
I 1<= "0001";</pre>
I 2<= "0010";
I_3<= "0011";</pre>
I 4<= "0100";
I 5<= "0101";
I 6<= "0110";
I 7<= "0111";
wait for 100 ns;
S <="100";
I 0<= "0000";</pre>
I 1<= "0001";</pre>
I 2<= "0010";
I 3<= "0011";
I 4<= "0100";
I 5<= "0101";
I 6<= "0110";
I 7<= "0111";
wait for 100 ns;
S <="101";
I 0<= "0000";</pre>
I 1<= "0001";
I 2<= "0010";
I 3<= "0011";
I_4<= "0100";</pre>
```

```
I_5<= "0101";
I_6<= "0110";
I_7<= "0111";
wait for 100 ns;
wait;
end process;</pre>
```

end Behavioral;







Register Bank:

```
-- Company:
-- Engineer:
-- Create Date: 16.04.2024 11:18:14
-- Design Name:
-- Module Name: TB Register Bank - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity TB Register Bank is
-- Port ( );
end TB Register Bank;
architecture Behavioral of TB Register Bank is
component Register Bank is
    Port ( Res : in STD LOGIC;
          Clk : in STD LOGIC;
          Input : in STD_LOGIC_VECTOR (2 downto 0);
          Data: in STD LOGIC VECTOR (3 downto 0);
           R0 : out STD_LOGIC_VECTOR (3 downto 0);
           R1 : out STD LOGIC VECTOR (3 downto 0);
           R2 : out STD_LOGIC_VECTOR (3 downto 0);
```

```
R3 : out STD LOGIC VECTOR (3 downto 0);
           R4 : out STD LOGIC VECTOR (3 downto 0);
           R5 : out STD LOGIC VECTOR (3 downto 0);
           R6 : out STD LOGIC VECTOR (3 downto 0);
           R7 : out STD LOGIC VECTOR (3 downto 0));
end component;
signal Clk : STD_LOGIC :='0';
signal Res : STD LOGIC ;
signal Input : STD_LOGIC_VECTOR (2 downto 0);
signal Data : STD LOGIC VECTOR (3 downto 0);
signal R0,R1,R2,R3,R4,R5,R6,R7 : STD_LOGIC_VECTOR (3 downto 0);
begin
UUT: Register Bank port map(
Res=>Res,
Clk=>Clk,
Input=>Input,
Data=>Data,
R0 => R0,
R1 => R1,
R2 => R2,
R3 => R3,
R4 = > R4,
R5 = > R5,
R6 => R6,
R7=>R7
);
process
begin
    Clk <= (not Clk);</pre>
    wait for 10 ns;
end process;
process
begin
    Res<='0';
    Input<="001";
    Data<="0101";
    wait for 100ns;
    Input<="010";
```

```
Data<="1101";
    wait for 100ns;
    Input<="011";</pre>
    Data<="0101";
    wait for 100ns;
    Res<='1';
    Input<="011";</pre>
    Data<="1111";</pre>
    wait for 100ns;
    Res<='0';
    Input<="100";</pre>
    Data<="0100";
    wait for 100ns;
    Input<="101";</pre>
    Data<="1001";
    wait for 100ns;
    Input<="110";</pre>
    Data<="1101";
    wait for 100ns;
    Input<="111";</pre>
    Data<="0001";
    wait for 100ns;
    wait;
end process;
end Behavioral;
```





Program ROM:

```
-- Company:
-- Engineer:
-- Create Date: 16.04.2024 22:20:51
-- Design Name:
-- Module Name: TB ROM - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity TB ROM is
-- Port ( );
end TB ROM;
architecture Behavioral of TB ROM is
component ROM is
    Port ( memory_select : in STD_LOGIC_VECTOR (2 downto 0);
          instruction : out STD LOGIC VECTOR (11 downto 0));
end component;
signal memory_select : STD_LOGIC_VECTOR (2 downto 0);
signal instruction : STD LOGIC VECTOR (11 downto 0);
begin
```


```
UUT:ROM port map(
     memory_select=>memory_select,
     instruction=>instruction);
process
begin
   memory_select <= "000";</pre>
   wait for 100ns;
   memory_select <= "001";</pre>
   wait for 100ns;
   memory_select <= "010";</pre>
   wait for 100ns;
   memory_select <= "011";</pre>
   wait for 100ns;
   memory_select <= "100";</pre>
   wait for 100ns;
   memory_select <= "101";</pre>
   wait for 100ns;
   memory_select <= "110";</pre>
   wait for 100ns;
   memory select <= "111";</pre>
   wait for 100ns;
   wait;
end process;
```

end Behavioral;

7 segment display:

```
-- Company:
-- Engineer:
-- Create Date: 17.04.2024 08:37:24
-- Design Name:
-- Module Name: TB_R7_7_seg - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity TB R7 7 seg is
-- Port ( );
end TB R7 7 seg;
architecture Behavioral of TB R7 7 seg is
component R7 7 seg is
    Port ( Input : in STD_LOGIC_VECTOR (3 downto 0);
           Clk : in STD LOGIC;
           S LED: out STD LOGIC VECTOR (3 downto 0);
           S 7Seg : out STD LOGIC VECTOR (6 downto 0);
           Anode : out STD LOGIC VECTOR (3 downto 0));
end component;
```


```
signal Input : STD LOGIC VECTOR (3 downto 0);
signal Clk : STD LOGIC:='0';
signal S LED : STD LOGIC VECTOR (3 downto 0);
signal S 7Seg : STD LOGIC VECTOR (6 downto 0);
signal Anode : STD_LOGIC_VECTOR (3 downto 0);
begin
UUT: R7 7 seg port map(
    Input=>Input,
    Clk=>Clk,
    S LED=>S LED,
    S 7Seg=>S 7Seg,
    Anode=>Anode
);
process
begin
    Clk <= not(Clk);</pre>
    wait for 10ns;
end process;
process
begin
     Input<="0000";
     wait for 100ns;
     Input<="0001";
     wait for 100ns;
     Input<="0011";
     wait for 100ns;
     Input<="0110";</pre>
     wait for 100ns;
end process;
end Behavioral;
```



Top-level design (Nano processor):

```
-- Company:
-- Engineer:
-- Create Date: 17.04.2024 19:28:06
-- Design Name:
-- Module Name: TB NanoProcessor - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
______
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity TB NanoProcessor is
-- Port ( );
end TB NanoProcessor;
architecture Behavioral of TB NanoProcessor is
component NanoProcessor is
   Port ( Clk : in STD LOGIC;
          Res : in STD LOGIC;
          Carry out:out STD LOGIC;
          Overflow : out STD LOGIC;
```

```
Sign: out STD LOGIC;
           Zero : out STD LOGIC;
           S LED: out STD LOGIC VECTOR (3 downto 0);
           S 7Seg : out STD LOGIC VECTOR (6 downto 0);
           Anode : out STD LOGIC VECTOR (3 downto 0));
end component;
signal Clk : STD_LOGIC:='0';
signal Res : STD LOGIC;
signal Carry_out : STD_LOGIC;
signal Overflow : STD LOGIC;
signal Sign: STD LOGIC;
signal Zero : STD LOGIC;
signal S_LED : STD_LOGIC_VECTOR (3 downto 0);
signal S 7Seg : STD LOGIC VECTOR (6 downto 0);
signal Anode : STD_LOGIC_VECTOR (3 downto 0);
begin
UUT: NanoProcessor port map (
Clk=>Clk,
Res=>Res,
Carry out=>Carry out,
Overflow=>Overflow,
Sign=>Sign,
Zero=>Zero,
S LED=>S LED,
S 7Seg=>S 7Seg,
Anode=>Anode);
process
begin
   Clk <= (not Clk);</pre>
   wait for 5 ns;
end process;
process
begin
   Res<='1';
    wait for 100ns;
   Res<='0';
    wait;
end process;
end Behavioral;
```




Constraints file

```
## Clock signal
set property PACKAGE PIN W5 [get ports Clk]
      set property IOSTANDARD LVCMOS33 [get ports Clk]
      create clock -add -name sys clk pin -period 10.00 -waveform {0 5}
[get ports Clk]
## LEDs
set property PACKAGE PIN U16 [get ports {S LED[0]}]
      set property IOSTANDARD LVCMOS33 [get_ports {S_LED[0]}]
set property PACKAGE PIN E19 [get ports {S LED[1]}]
      set property IOSTANDARD LVCMOS33 [get ports {S LED[1]}]
set property PACKAGE PIN U19 [get ports {S LED[2]}]
      set property IOSTANDARD LVCMOS33 [get ports {S LED[2]}]
set property PACKAGE PIN V19 [get ports {S LED[3]}]
      set property IOSTANDARD LVCMOS33 [get ports {S LED[3]}]
set property PACKAGE PIN P3 [get ports {Sign}]
      set property IOSTANDARD LVCMOS33 [get ports {Sign}]
set property PACKAGE PIN U1 [get ports {Overflow}]
      set property IOSTANDARD LVCMOS33 [get ports {Overflow}]
set property PACKAGE PIN P1 [get ports {Zero}]
      set property IOSTANDARD LVCMOS33 [get ports {Zero}]
set property PACKAGE PIN L1 [get ports {Carry out}]
      set property IOSTANDARD LVCMOS33 [get ports {Carry out}]
##7 segment display
set property PACKAGE PIN W7 [get ports {S 7Seg[0]}]
      set property IOSTANDARD LVCMOS33 [get ports {S 7Seg[0]}]
```

```
set property PACKAGE PIN W6 [get ports {S 7Seg[1]}]
      set property IOSTANDARD LVCMOS33 [get ports {S 7Seg[1]}]
set_property PACKAGE_PIN U8 [get_ports {S_7Seg[2]}]
      set_property IOSTANDARD LVCMOS33 [get_ports {S_7Seg[2]}]
set_property PACKAGE_PIN V8 [get_ports {S_7Seg[3]}]
      set property IOSTANDARD LVCMOS33 [get ports {S 7Seg[3]}]
set property PACKAGE PIN U5 [get ports {S 7Seg[4]}]
      set property IOSTANDARD LVCMOS33 [get ports {S 7Seg[4]}]
set_property PACKAGE_PIN V5 [get_ports {S_7Seg[5]}]
      set_property IOSTANDARD LVCMOS33 [get_ports {S_7Seg[5]}]
set_property PACKAGE_PIN U7 [get_ports {S_7Seg[6]}]
      set property IOSTANDARD LVCMOS33 [get ports {S 7Seg[6]}]
set_property PACKAGE_PIN U2 [get_ports {Anode[0]}]
      set_property IOSTANDARD LVCMOS33 [get_ports {Anode[0]}]
set_property PACKAGE_PIN U4 [get_ports {Anode[1]}]
      set property IOSTANDARD LVCMOS33 [get ports {Anode[1]}]
set property PACKAGE PIN V4 [get ports {Anode[2]}]
      set property IOSTANDARD LVCMOS33 [get ports {Anode[2]}]
set_property PACKAGE_PIN W4 [get_ports {Anode[3]}]
      set_property IOSTANDARD LVCMOS33 [get_ports {Anode[3]}]
##Buttons
set property PACKAGE PIN U17 [get ports Res]
      set property IOSTANDARD LVCMOS33 [get ports Res]
```

Additional features of our design



- We included an **overflow flag** and a **sign flag** additionally.
- **Sign Flag**: Signed number are represented on computers as 2's complements. In this representation, the most significant bit (MSB) is 1 for negative numbers and zero for positive numbers. The sign bit of the output of the last math or logic operation is copied to the sign flag.
- Overflow Flag: When the target sign suddenly changes during addition or subtraction, set the overflow flag. When a transfer from the MSB varies from a transfer to the MSB, the overflow flag is activated.

Problems faced and how we managed to solve them

1. Problems faced while implementing the Register Bank

Register bank needs to be implemented with a reset because all the registers need to be reset to zero when the reset button is pressed. To reset a 4-bit register, we can first construct a D Flip Flop with reset and then connect four of them. However, using that method will require up to 28 D Flip Flops for the necessary 7 registers. This will increase the number of components used. But, we could simply do it as below.

```
process (Clk,Res) begin
if (Res='0') then
    if (rising_edge(Clk)) then
        if En = '1' then
        Q <= D;
        end if;
    end if;
else
    Q <= "0000";
end if;
end process;</pre>
```

With the above modification, we can optimize our register bank instead of creating 04 D flip flops for each register.

2. Problems faced while implementing the Instruction Decoder.

When constructing the instruction decoder we only gave values to the ports that we needed for the current execution process. So, the values stored during the previous execution process in those extra ports are still there. As a result, we got an incorrect output. We solved this problem by initializing the unused ports for the current execution process into "0"

MOVI INSTRUCTION

```
Reg_S_1 <= "000";
Reg_S_2 <= "000";
Add_Sub <= '0';
JMP_Address <= "000";

ADD INSTRUCTION

JMP_Address <= "000";
IV<="0000";</pre>
```

NEG INSTRUCTION

```
JMP_Address <= "000";
IV<="0000";

JZR INSTRUCTION

LS <= '0';
Add_Sub<='0';
Reg_EN <= "000";
IV <= "0000";
Reg S 2 <= "000";</pre>
```

Conclusions

The lab concludes with successfully creating and implementing a 4-bit nano processor capable of executing a specific set of instructions. Through this project, we gained practical experience in digital design, including developing arithmetic units, decoding instructions, and constructing multiplexers. The final stage involves testing the nano processor's functionality on a development board. Additionally, teamwork is emphasized, providing opportunities to improve communication, coordination, and collaboration skills.