Advanced SoC Lab2-2

組別:第四組

- • How you design your work (5 modifications).
 - 1. Process four pixels per clock cycle.

首先,定義一個具有 4 pixels、eol、sof 的 Data type

```
struct Stream_t {
  pixelType4x pix;
  bool sof;
  bool eol;
};
```

Top module 的 Data in 修改成該 Data type (Stream_t)

將原本1 pixel 的運算擴展 4 倍。

2. Use sum of absolute difference (SAD) for edge magnitude calculation.

透過 sign bit 去判斷該數的正負。

如果 sign bit = 0,維持不變。

如果 sign bit = 1,則取負數,使其該數變為正數。

```
dx0_abs = (dx0[8]) ? (-dx0).slc<8>(0) : dx0.slc<8>(0);
dy0_abs = (dy0[8]) ? (-dy0).slc<8>(0) : dy0.slc<8>(0);
dx1_abs = (dx1[8]) ? (-dx1).slc<8>(0) : dx1.slc<8>(0);
dy1_abs = (dy1[8]) ? (-dy1).slc<8>(0) : dy1.slc<8>(0);
dx2_abs = (dx2[8]) ? (-dx2).slc<8>(0) : dx2.slc<8>(0);
dy2_abs = (dy2[8]) ? (-dy2).slc<8>(0) : dy2.slc<8>(0);
dx3_abs = (dx3[8]) ? (-dx3).slc<8>(0) : dx3.slc<8>(0);
dy3_abs = (dy3[8]) ? (-dy3).slc<8>(0) : dy3.slc<8>(0);
dy3_abs = (dx1_abs + dy1_abs);
abs_sum_0 = (dx0_abs + dy1_abs);
abs_sum_2 = (dx2_abs + dy2_abs);
abs_sum_3 = (dx3_abs + dy3_abs);
sum_0 = (abs_sum_0[8]) ? over_flow : abs_sum_0.slc<8>(0);
sum_1 = (abs_sum_1[8]) ? over_flow : abs_sum_1.slc<8>(0);
sum_2 = (abs_sum_2[8]) ? over_flow : abs_sum_2.slc<8>(0);
sum_3 = (abs_sum_3[8]) ? over_flow : abs_sum_3.slc<8>(0);
```

3. Add two crc32 calculation on image input / output.

設置初始值為 OxFFFFFFFF

```
crc32_pix_in = 0XFFFFFFFF;
crc32_dat_out = 0XFFFFFFFF;
MROW: for (maxHType y = 0; ;
```

接著,再將輸出結果(sum) 透過 calc crc32 進行運算。

```
pix2=pix_chan2.read();
crc32_pix_in = calc_crc32(crc32_pix_in, pix2);
if (sw_in == 1) {
    sum.pix.set_slc(0 ,sum_0);
    sum.pix.set_slc(8 ,sum_1);
    sum.pix.set_slc(16,sum_2);
    sum.pix.set_slc(24,sum_3);
    crc32_dat_out = calc_crc32(crc32_dat_out, sum.pix);
} else {
    sum.pix.set_slc(0,pix2);
    crc32_dat_out = calc_crc32(crc32_dat_out, sum.pix);
}
dat_out.write(sum);
```

4. Select the output source from input image or the calculated magnitude.

透過 sw_in 判斷輸出結果(sum)應該為 Edge_map (sum_0,sum_1, sum_2, sum_3) 還是 Orig. Img (pix2)。

```
pix2=pix_chan2.read();
crc32_pix_in = calc_crc32(crc32_pix_in, pix2);
if (sw_in == 1) {
    sum.pix.set_slc(0 ,sum_0);
    sum.pix.set_slc(8 ,sum_1);
    sum.pix.set_slc(16,sum_2);
    sum.pix.set_slc(24,sum_3);
    crc32_dat_out = calc_crc32(crc32_dat_out, sum.pix);
} else {
    sum.pix.set_slc(0,pix2);
    crc32_dat_out = calc_crc32(crc32_dat_out, sum.pix);
}
dat_out.write(sum);
```

5. Remove the angle calculation.

將 angle output 刪除

— What's the test result of catapult design(C design checker,

testbench)

C design checker:

FATAL	Violated	Waived	Undecided
ERROR	Violated	Waived	Undecided
ABR - Array Bounds Read	2	0	0
ABW - Array Bounds Write	2	Θ	Θ
AOB - Arithmetic Operator with Boolean	Θ	Θ	Θ
CAS - Incomplete Switch-Case	0	0	Θ
DBZ - Divide By Zero	0	0	0
ISE - Illegal Shift Error	0	0	0
OVL - Overflow/Underflow	8	0	6
RRT - Reset referenced in thread	0 5	0	0
JMR - Uninitialized Memory Read	,	Ü	Ü
VARNING	Violated	Waived	Undecided
ACC - Accumulator of native C type	0	0	0
ACS - Accumulator of saturated type	0	0	0
AIC - Assignment used Instead of Comparison	0	0	0
ALS - Ac int Left Shift check	Θ	0	0
WE - Assignments Without Effect	Θ	0	0
CBU - Conditional break in Unrolled Loop	Θ	9	0
CCC - Static constant comparison	Θ	Θ	0
GR - Conditional Guard in Rolled Loop	Θ	Θ	0
IA - Comparison Instead of Assignment	Θ	Θ	0
NS - Constant condition of if/switch	Θ	0	0
CWB - Case Without Break	Θ	0	0
DIU - Dynamic Index in Unrolled Loop	Θ	0	0
VI - For Loop with Variable Iterations	6	0	0
-XD - Mixed fixed and non-fixed datatypes	Θ	Θ	0
MDB - Missing Default Branch	Θ	Θ	0
ICO - No Contribution to Output	2	Θ	0
OSA - Optimal Size Accumulator	Θ	Θ	0
PDD - Platform dependent datatype (long)	Θ	Θ	0
RIU - Rolled loop Inside Unrolled loop	Θ	0	0
SAT - Sub-optimal Adder Tree	Θ	0	0
GUD - Suboptimal Use of Divide and Modulus Operator	0	0	0
NFO	Violated	Waived	Undecided
APT - Array Dimension Power of Two	3	0	0
CMC - C style Memory Check	9	0	0
RC - Long Reset Cycle	0	0	0
MXS - Mixed signed and unsigned datatypes	ē	0	0
STF - Funcs with statics called multiple times	0	0	0

Testbench:

```
Info: HW reset: TLS_rst active @ 0 s
Info: HW reset: TLS_arst_n active @ 0 s
Magnitude: Manhattan norm per pixel 5.384757
Writing algorithmic bitmap output to: out_algorithm.bmp
Writing bit-accurate bitmap output to: out_hw.bmp
sofErr: 0 eolErr: 0
crc32_alg_pix_in = ebb44e76 crc32_hw_pix_in = ebb44e76
crc32_alg_dat_out = 398625ad crc32_hw_dat_out = 4c0301be
Finished
Info: Execution of user-supplied C++ testbench 'main()' has completed with exit code = 0
```

```
Checking results
'crc32_pix_in'
   capture count = 1
comparison count = 1
ignore count = 0
error count = 0
   stuck in dut fifo = 0
   stuck in golden fifo = 0
'crc32_dat_out'
   comparison count = 1
ignore count = 0
error count
   stuck in dut fifo = 0
   stuck in golden fifo = 0
   at_out_pix'
capture count = 57600
comparison count = 57600
ignore count = 0
error count = 0
'dat_out_pix'
   stuck in dut fifo = 0
   stuck in golden fifo = 0
'dat_out_sof'
   capture count = 57600 comparison count = 57600 ignore count = 0 error count = 0
    stuck in dut fifo = 0
   stuck in golden fifo = 0
'dat_out_eol'
   capture count
                            = 57600
    comparison count = 57600
   ignore count = 0
   error count = 0
stuck in dut fifo = 0
    stuck in golden fifo = 0
```

三、How to integrate your design in FSIC

```
EdgeDetect_IP_EdgeDetect_Top U_EdgeDetect (
                                                  ), //user_clock2 ?
                            (axi_clk
.clk
.rst
                            (reg_rst
                                                   ), //~uck2_rst_n ?
.arst_n
                             (axi_reset_n
                                                  ), //I
.widthIn
                            (reg_widthIn
.heightIn
                            (reg_heightIn
                                                  ), //I
                                                  ), //I
.sw_in_rsc_dat
                            (reg_sw_in
                                                     //0
.sw_in_triosy_lz
                            ().
.crc32_pix_in_rsc_zout
                            (crc32_stream_in
                                                  ), //0
.crc32_pix_in_rsc_lzout (),
                                                      //0
.crc32_pix_in_rsc_zin
.crc32_pix_in_triosy_lz
.crc32_dat_out_rsc_zout
.crc32_dat_out_rsc_lzout
                            (),
                                                      //0
                                                      //O, not useful
                            ().
                            (crc32_stream_out), //0
                             (),
.crc32_dat_out_rsc_zin (),
                                                    //0
                                                  ), //0
.crc32_dat_out_triosy_lz (edgedetect_done
                            (dat_in_rsc_dat
                                                  ), //I
.dat_in_rsc_dat
                                                  ), //I
                            (ss_tvalid
.dat_in_rsc_vld
                                                  ), //0
.dat_in_rsc_rdy
                            (dat_in_rsc_rdy
                                                  ), //0
                            (dat_out_rsc_dat
.dat_out_rsc_dat
                                                  ), //0
.dat_out_rsc_vld
                            (sm_tvalid
.dat_out_rsc_rdy
                            (sm_tready
                                                  ), //I
                                                  ), //I
.line_buf0_rsc_clken
.line_buf0_rsc_q
                               (ramO_en
                            (ramO_q
                            (ram0_we
                                                  ), //0
.line_buf0_rsc_we
.line_buf0_rsc_re
                            (ran0_we
                                                  ), //0
.line_buf0_rsc_d
                            (ramO_d
                            (ramO_adr
(ramO_adr
                                                   ), //0
.line_buf0_rsc_wadr
                                                   ), //0
.line_buf0_rsc_radr
                                                  ), //O
), //I
.line_bufl_rsc_clken
.line_bufl_rsc_q
                              (ram1_en
                           (ram1_q
                                                  ), //0
.line_buf1_rsc_we
                            (ram1_we
.line_buf1_rsc_re
                            (ram1_we
                                                  ), //0
.line_buf1_rsc_d
                            (ram1_d
                                                  ), //0
.line_bufl_rsc_wadr
.line_bufl_rsc_radr
                             (raml_adr
                                                   ), //0
                             (raml_adr
);
```

利用 Catapult 合成出 EdgeDetect 的 RTL 電路,並接上 SRAM 及 Control Register,如上圖所示。SRAM 的規格是如題目規定的 640 x 360,Control Register 的部分則是基本參照 Lab1,只有稍微 modify 一些 port 的連接以符合 Catapult 合成的 concat_EdgeDetect.v 的規格。

四、What's the simulation result of FSIC

 $SW_IN = 1$ (Edge Map)

```
| 2358850 | Part | 2359850 | Part | 2359
```

$SW_IN = 0$ (Orig. Img)

```
### Advanced psechiation | State | Sta
```