

Name: Yulin Wang


Student #: 1003942326

## Part II

1. Since a 4-to-1 multiplexer has 6 inputs,  $u, v, w, x, s_0, s_1$ ,

so its truth table would have  $2^6 = 64$  rows


2.




$s_1 s_0$	$m$
00	$u$
01	$v$
10	$w$
11	$x$

Table 1: Truth table for a 4-to-1 multiplexer


3.




4. ① Test when  $s_0 = 0, s_1 = 0 \Rightarrow m = u$




② Test when  $s_0 = 1, s_1 = 0 \Rightarrow m = v$



③ Test when  $s_0 = 0, s_1 = 1 \Rightarrow m = w$




④ Test when  $s_0 = 1, s_1 = 1 \Rightarrow m = x$




5.

Map your Logisim design to the DE1-SoC board inputs and outputs. Use switches  $SW_{9-8}$  as the 2-bits input, and switches  $SW_{0-3}$  as the data inputs (labeled as u,v,w,x in Figure 3). Connect the output m to  $LEDR_0$ . (PRELAB)




## Part III

*Combined truth table for 7 segments:*



Character	c3	c2	c1	c0	HEX0	HEX1	HEX2	HEX3	HEX4	HEX5	HEX6
0	0	0	0	0	1	1	1	1	1	1	0
1	0	0	0	1	0	1	1	0	0	0	0
2	0	0	1	0	1	1	0	1	1	0	1
3	0	0	1	1	1	1	1	1	0	0	1
4	0	1	0	0	0	1	1	0	0	1	1
5	0	1	0	1	1	0	1	1	0	1	1
6	0	1	1	0	1	0	1	1	1	1	1
7	0	1	1	1	1	1	1	0	0	0	0
8	1	0	0	0	1	1	1	1	1	1	1
9	1	0	0	1	1	1	1	1	0	1	1
A	1	0	1	0	1	1	1	0	1	1	1
b	1	0	1	1	0	0	1	1	1	1	1
C	1	1	0	0	1	0	0	1	1	1	0
d	1	1	0	1	0	1	1	1	1	0	1
E	1	1	1	0	1	0	0	1	1	1	1
F	1	1	1	1	1	0	0	0	1	1	1



# Segment 0

Segment 0					
Character	c3	c2	c1	c0	HEX0
0	0	0	0	0	1
1	0	0	0	1	0
2	0	0	1	0	1
3	0	0	1	1	1
4	0	1	0	0	0
5	0	1	0	1	1
6	0	1	1	0	1
7	0	1	1	1	1
8	1	0	0	0	1
9	1	0	0	1	1
A	1	0	1	0	1
b	1	0	1	1	0
C	1	1	0	0	1
d	1	1	0	1	0
E	1	1	1	0	1
F	1	1	1	1	1

$$\begin{array}{cccc}
 \overline{C_1} \cdot \overline{C_0} & \overline{C_1} \cdot C_0 & C_1 \cdot C_0 & C_1 \cdot \overline{C_0} \\
 \overline{C_3} \cdot \overline{C_2} & 1 & 0 & 1 \quad 1 \quad 1 \rightarrow \overline{C_3} \cdot \overline{C_2} \cdot \overline{C_0} \\
 \overline{C_3} \cdot C_2 & 0 & 1 & 1 \quad 1 \quad 1 \rightarrow \overline{C_3} \cdot C_2 \cdot C_0 + C_1 \cdot \overline{C_3} \\
 C_3 \cdot C_2 & 1 & 0 & 1 \quad 1 \quad 1 \rightarrow C_1 \cdot C_2 \\
 C_3 \cdot \overline{C_2} & 1 & 1 & 0 \quad 1 \quad 1 \rightarrow C_3 \cdot \overline{C_2} \cdot \overline{C_0} + \overline{C_3} \cdot C_2
 \end{array}$$


Expression:  $\overline{C_3} \cdot \overline{C_2} \cdot \overline{C_0} + \overline{C_3} \cdot C_2 \cdot C_0 + C_1 \cdot \overline{C_3} + C_1 \cdot C_2 + C_3 \cdot \overline{C_1} + \overline{C_3} \cdot C_2$

Test Vector Segment0 of Lab2\_Pat3

Passed: 16 Failed: 0

Status	c3	c2	c1	c0	HEX0
pass	0	0	0	0	1
pass	0	0	0	1	0
pass	0	0	1	0	1
pass	0	0	1	1	1
pass	0	1	0	0	0
pass	0	1	0	1	1
pass	0	1	1	0	1
pass	0	1	1	1	1
pass	1	0	0	0	1
pass	1	0	0	1	1
pass	1	0	1	0	1
pass	1	0	1	1	0
pass	1	1	0	0	1
pass	1	1	0	1	0
pass	1	1	1	0	1
pass	1	1	1	1	1

Run Stop Reset Close Window



# Segment 1


Segment 1					
Character	c3	c2	c1	c0	HEX1
0	0	0	0	0	1
1	0	0	0	1	1
2	0	0	1	0	1
3	0	0	1	1	1
4	0	1	0	0	1
5	0	1	0	1	0
6	0	1	1	0	0
7	0	1	1	1	1
8	1	0	0	0	1
9	1	0	0	1	1
A	1	0	1	0	1
b	1	0	1	1	0
C	1	1	0	0	0
d	1	1	0	1	1
E	1	1	1	0	0
F	1	1	1	1	0

Test Vector Segment1 of Lab2\_Pat3


Passed: 16 Failed: 0

Status	c3	c2	c1	c0	HEX1
pass	0	0	0	0	1
pass	0	0	0	1	1
pass	0	0	1	0	1
pass	0	0	1	1	1
pass	0	1	0	0	1
pass	0	1	0	1	0
pass	0	1	1	0	0
pass	0	1	1	1	1
pass	1	0	0	0	1
pass	1	0	0	1	1
pass	1	0	1	0	1
pass	1	0	1	1	0
pass	1	1	0	0	0
pass	1	1	0	1	1
pass	1	1	1	0	0
pass	1	1	1	1	0

Run Stop Reset Close Window



Expression:  $\overline{C_1} \cdot C_2 \cdot C_3 + \overline{C_1} \cdot \overline{C_2} \cdot \overline{C_3} + C_1 \cdot C_2 \cdot \overline{C_3} + C_1 \cdot \overline{C_2} \cdot \overline{C_3}$



## Segment 2

Segment 2					
Character	c3	c2	c1	c0	HEX2
0	0	0	0	0	1
1	0	0	0	1	1
2	0	0	1	0	0
3	0	0	1	1	1
4	0	1	0	0	1
5	0	1	0	1	1
6	0	1	1	0	1
7	0	1	1	1	1
8	1	0	0	0	1
9	1	0	0	1	1
A	1	0	1	0	1
b	1	0	1	1	1
C	1	1	0	0	0
d	1	1	0	1	1
E	1	1	1	0	0
F	1	1	1	1	0

$$\begin{array}{cccc}
 \overline{C_1} \cdot \overline{C_2} & \overline{C_1} \cdot C_2 & C_1 \cdot C_2 & C_1 \cdot \overline{C_2} \\
 \overline{C_3} \cdot \overline{C_2} & \overline{C_3} \cdot C_2 & C_3 \cdot C_2 & C_3 \cdot \overline{C_2} \\
 \downarrow & \downarrow & \downarrow & \downarrow \\
 \overline{C_1} \cdot \overline{C_2} & C_1 \cdot C_2 & C_1 \cdot \overline{C_2} & C_3 \cdot \overline{C_2}
 \end{array}$$

Expression:  $\overline{C_1} \cdot \overline{C_2} + C_1 \cdot C_2 \cdot \overline{C_3} + \overline{C_1} \cdot \overline{C_3} + \overline{C_3} \cdot C_2 + C_3 \cdot \overline{C_2}$

Test Vector Segment2 of Lab2\_Pat3


Passed: 16 Failed: 0

Status	c3	c2	c1	c0	HEX2
pass	0	0	0	0	1
pass	0	0	0	1	1
pass	0	0	1	0	0
pass	0	0	1	1	1
pass	0	1	0	0	1
pass	0	1	0	1	1
pass	0	1	1	0	1
pass	0	1	1	1	1
pass	1	0	0	0	1
pass	1	0	0	1	1
pass	1	0	1	0	1
pass	1	0	1	1	1
pass	1	1	0	0	0
pass	1	1	0	1	1
pass	1	1	1	0	0
pass	1	1	1	1	0

Run Stop

Reset

Close Window



# Segment 3

Segment 3					
Character	c3	c2	c1	c0	HEX3
0	0	0	0	0	1
1	0	0	0	1	0
2	0	0	1	0	1
3	0	0	1	1	1
4	0	1	0	0	0
5	0	1	0	1	1
6	0	1	1	0	1
7	0	1	1	1	0
8	1	0	0	0	1
9	1	0	0	1	1
A	1	0	1	0	0
b	1	0	1	1	1
C	1	1	0	0	1
d	1	1	0	1	1
E	1	1	1	0	1
F	1	1	1	1	0

$$\begin{array}{cccc}
 \bar{C}_1 \cdot \bar{C}_0 & \bar{C}_1 \cdot C_0 & C_1 \cdot C_0 & C_1 \cdot \bar{C}_0 \\
 \bar{C}_3 \cdot \bar{C}_2 & 1 & 0 & 1 \\
 \bar{C}_3 \cdot C_2 & 0 & 1 & 0 \\
 C_3 \cdot C_2 & 1 & 1 & 0 \\
 C_3 \cdot \bar{C}_2 & 1 & 1 & 1 \\
 \end{array} \rightarrow \bar{C}_3 \cdot \bar{C}_2 \cdot \bar{C}_0$$

$\left. \begin{matrix} \bar{C}_1 \cdot C_3 \\ \bar{C}_1 \cdot C_3 \end{matrix} \right\}$

$$\begin{array}{c}
 \bar{C}_1 \cdot C_0 \cdot C_2 + C_1 \cdot C_0 \cdot \bar{C}_2 + C_1 \cdot \bar{C}_0 \cdot C_2 + \bar{C}_3 \cdot \bar{C}_2 \cdot \bar{C}_0 + \bar{C}_1 \cdot C_3
 \end{array}$$


Expression:  $\bar{C}_1 \cdot C_0 \cdot C_2 + C_1 \cdot C_0 \cdot \bar{C}_2 + C_1 \cdot \bar{C}_0 \cdot C_2 + \bar{C}_3 \cdot \bar{C}_2 \cdot \bar{C}_0 + \bar{C}_1 \cdot C_3$

Test Vector Segment3 of Lab2\_Pat3

Passed: 16 Failed: 0


Status	c3	c2	c1	c0	HEX3
pass	0	0	0	0	1
pass	0	0	0	1	0
pass	0	0	1	0	1
pass	0	0	1	1	1
pass	0	1	0	0	0
pass	0	1	0	1	1
pass	0	1	1	0	1
pass	0	1	1	1	0
pass	1	0	0	0	1
pass	1	0	0	1	1
pass	1	0	1	0	0
pass	1	0	1	1	1
pass	1	1	0	0	1
pass	1	1	0	1	1
pass	1	1	1	0	1
pass	1	1	1	1	0

Run Stop Reset



# Segment 4

Segment 4					
Character	c3	c2	c1	c0	HEX4
0	0	0	0	0	1
1	0	0	0	1	0
2	0	0	1	0	1
3	0	0	1	1	0
4	0	1	0	0	0
5	0	1	0	1	0
6	0	1	1	0	1
7	0	1	1	1	0
8	1	0	0	0	1
9	1	0	0	1	0
A	1	0	1	0	1
b	1	0	1	1	1
C	1	1	0	0	1
d	1	1	0	1	1
E	1	1	1	0	1
F	1	1	1	1	1



Test Vector Segment4 of Lab2\_Pat3


Passed: 16 Failed: 0

Status	c3	c2	c1	c0	HEX4
pass	0	0	0	0	1
pass	0	0	0	1	0
pass	0	0	1	0	1
pass	0	0	1	1	0
pass	0	1	0	0	0
pass	0	1	0	1	0
pass	0	1	1	0	1
pass	0	1	1	1	0
pass	1	0	0	0	1
pass	1	0	0	1	0
pass	1	0	1	0	1
pass	1	0	1	1	1
pass	1	1	0	0	1
pass	1	1	0	1	1
pass	1	1	1	0	1
pass	1	1	1	1	1

Run



Stop

Reset



# Segment 5

Segment 5					
Character	c3	c2	c1	c0	HEX5
0	0	0	0	0	1
1	0	0	0	1	0
2	0	0	1	0	0
3	0	0	1	1	0
4	0	1	0	0	1
5	0	1	0	1	1
6	0	1	1	0	1
7	0	1	1	1	0
8	1	0	0	0	1
9	1	0	0	1	1
A	1	0	1	0	1
b	1	0	1	1	1
C	1	1	0	0	1
d	1	1	0	1	0
E	1	1	1	0	1
F	1	1	1	1	1



Test Vector Segment5 of Lab2\_Pat3


Passed: 16 Failed: 0

Status	c3	c2	c1	c0	HEX5
pass	0	0	0	0	1
pass	0	0	0	1	0
pass	0	0	1	0	0
pass	0	0	1	1	0
pass	0	1	0	0	1
pass	0	1	0	1	1
pass	0	1	1	0	1
pass	0	1	1	1	0
pass	1	0	0	0	1
pass	1	0	0	1	1
pass	1	0	1	0	1
pass	1	0	1	1	1
pass	1	1	0	0	1
pass	1	1	0	1	0
pass	1	1	1	0	1
pass	1	1	1	1	1

Run Stop Reset

# Segment 6

Segment 6					
Character	c3	c2	c1	c0	HEX6
0	0	0	0	0	0
1	0	0	0	1	0
2	0	0	1	0	1
3	0	0	1	1	1
4	0	1	0	0	1
5	0	1	0	1	1
6	0	1	1	0	1
7	0	1	1	1	0
8	1	0	0	0	1
9	1	0	0	1	1
A	1	0	1	0	1
b	1	0	1	1	1
C	1	1	0	0	0
d	1	1	0	1	1
E	1	1	1	0	1
F	1	1	1	1	1




Expression:  $\bar{C}_3 \cdot C_1 + C_3 \cdot \bar{C}_2 + \bar{C}_3 \cdot C_2 \cdot \bar{C}_1 + C_3 \cdot C_2 + \bar{C}_3 \cdot \bar{C}_2$

Test Vector Segment6 of Lab2\_Pat3





Passed: 16 Failed: 0



Status	c3	c2	c1	c0	HEX6
pass	0	0	0	0	0
pass	0	0	0	1	0
pass	0	0	1	0	1
pass	0	0	1	1	1
pass	0	1	0	0	1
pass	0	1	0	1	1
pass	0	1	1	0	1
pass	0	1	1	1	0
pass	1	0	0	0	1
pass	1	0	0	1	1
pass	1	0	1	0	1
pass	1	0	1	1	1
pass	1	1	0	0	0
pass	1	1	0	1	1
pass	1	1	1	0	1
pass	1	1	1	1	1



Run Stop Reset





# Test 7-Segment Display by using "Poke"









4. Map your Logisim design to the inputs of the DE1-SoC board. Connect the  $c_3c_2c_1c_0$  inputs to switches  $SW_{3-0}$  and test that changing the values on these switches creates the appropriate change in the seven segment display.

