


24-channels LED driver with error detection and gain control

Datasheet - production data



Features

- 24 constant current output channels
- Output current: from 4 mA to 72 mA
- 8 x 3 independently controlled channels (RGB)
- Current programmable through external resistor
- 7-bit global current gain adjustment in two ranges
- Error detection mode (both open and shorted LED)
- Programmable shorted LED detection thresholds
- Auto power-saving / auto wakeup
- Gradual output delay (selectable)
- Supply voltage: 3 V to 5.5 V
- Thermal shutdown and thermal flag
- Up to 30 MHz CLK 4 wires interface
- 20 V current generators rated voltage

Applications

- Full color large displays
- LED signage
- LED screens for indoor and outdoor billboards

Description

The LED2472G is a monolithic, low voltage, low current power 24-bit shift register designed for LED panel displays with particular features oriented to indoor and outdoor LED screen billboards. The LED2472G guarantees 20 V of output driving capability, allowing several LEDs to be connected in series. The device is configured in 3 groups (red, green and blue) of 8 independently-controlled channels. The LED current can be separately regulated for each color within the range from 4 mA to 72 mA. This range is divided into two sub-ranges and the current can be adjusted within each range in 64 steps of resolution (6 bits per color). A single external resistor is required. All the controls and the shift register data are accessible via serial interface. A single 24-bit configuration register is used to choose features and settings to fit the application. The LED failure detection circuit checks 3 different conditions that can occur at the output line: short to GND, short to LED power supply rail or open channel. The auto power shutdown and auto power-on feature (selectable) allows the device to save power without any external intervention. Thermal management includes overtemperature flag and the output thermal shutdown (170 °C). The high clock frequency of up to 30 MHz makes the device suitable for high data rate transmission. A selectable gradual output delay reduces the inrush current. The supply voltage ranges from 3 V and 5.5 V.

Table 1. Device summary

Order code	Package	Packaging
LED2472GBTR	TQFP48-EP	
LED2472GQTR	MLPQ40-EP 5x5	Tape and reel

Contents

1	Pin description	6
2	Absolute maximum ratings	9
3	Thermal characteristics	10
4	Electrical characteristics	11
4.1	Typical application circuit	13
5	Switching characteristics	14
6	Timing	15
7	Simplified Internal block diagram	16
7.1	Equivalent circuits of inputs and outputs	17
8	Digital blocks	18
8.1	Register access	18
8.2	Configuration register	20
8.3	Current ranges (CFG 0-CFG 2)	21
8.4	Error detection conditions (CFG 3-CFG 5)	21
8.5	Auto power shutdown / wakeup (CFG 6)	21
8.6	SDO delay (CFG 7)	22
8.7	Gradual output delay (CFG 8)	22
8.8	Data flow management (CFG 9-CFG 11)	23
8.9	Gain register	24
9	Current adjustment	26
10	LED error detection	28
11	Thermal shutdown and thermal alert	30

12	Dropout voltage	31
13	Package mechanical data	32
14	Revision history	38

List of tables

Table 1.	Device summary	1
Table 2.	Pin description	7
Table 3.	Absolute maximum ratings	9
Table 4.	Thermal characteristics	10
Table 5.	Electrical characteristics	11
Table 6.	Switching characteristics	14
Table 7.	Digital keys summary	19
Table 8.	Configuration register	20
Table 9.	Diagnostic thresholds	21
Table 10.	Gradual output delay values	23
Table 11.	Gain register	24
Table 12.	Current adjustment example	27
Table 13.	Thermal alert status summary	30
Table 14.	Minimum dropout voltage for some current values (only one channel ON)	31
Table 15.	TQFP48-EP mechanical data	33
Table 16.	MLPQ40-EP 5x5 mechanical data	36
Table 17.	Document revision history	38

List of figures

Figure 1.	Pinout for TQFP48EP (top view)	6
Figure 2.	Pinout for MLPQ40 (top view)	6
Figure 3.	Typical application circuit	13
Figure 4.	Timing for clock, serial-in, serial-out, latch enable and outputs	15
Figure 5.	OE and Outputs timing	15
Figure 6.	LED2472G simplified block diagram.	16
Figure 7.	Input terminals	17
Figure 8.	Data input time diagram	18
Figure 9.	Digital key timing diagram.	19
Figure 10.	Configuration register	20
Figure 11.	SDO Delay	22
Figure 12.	Gradual delay on first four channels of RED color group	23
Figure 13.	Different color sequence in data loading	24
Figure 14.	I_{out} vs. gain	25
Figure 15.	External resistor to connect to ISET pin	26
Figure 16.	Error detection process.	29
Figure 17.	LE high for 14 CLK	30
Figure 18.	Typical dropout voltage vs. output current (only one channel ON).	31
Figure 19.	TQFP48-EP package dimensions	32
Figure 20.	TQFP48-EP recommended footprint	34
Figure 21.	MLPQ40-EP 5x5 package dimensions.	35
Figure 22.	MLPQ40-EP 5x5 recommended footprint	37

1 Pin description

Figure 1. Pinout for TQFP48EP (top view)




Figure 2. Pinout for MLPQ40 (top view)




Table 2. Pin description

Pin		Symbol	Name and function
TQFP48	MLPQ40		
29, 30	23, 24	GND	Ground
2	2	SDI	serial data input
3	3	LE	Latch enable
8,9	8, 9	Reserved	Not used in applications
4	7	CLK	Clock
1, 5, 6, 7, 10, 11, 12, 25, 26, 28, 36	4, 5, 6	NC	Not connected
31	25	VDD	Power supply voltage
13	10	R1	Red output 1
14	11	G1	Green output 1
15	12	B1	Blue output 1
16	13	R2	Red output 2
17	14	G2	Green output 2
18	15	B2	Blue output 2
19	16	R3	Red output 3
20	17	G3	Green output 3
21	18	B3	Blue output 3
22	19	R4	Red output 4
23	20	G4	Green output 4
24	21	B4	Blue output 4
27	22	ISET	Current setup
32	26	BOE	Blue output enable
33	27	GOE	Green output enable
34	28	ROE	Red output enable
35	29	SDO	Serial data output
37	30	B5	Blue output 5
38	31	G5	Green output 5
39	32	R5	Red output 5
40	33	B6	Blue output 6
41	34	G6	Green output 6
42	35	R6	Red output 6
43	36	B7	Blue output 7
44	37	G7	Green output 7
45	38	R7	Red output 7
46	39	B8	Blue output 8

Table 2. Pin description (continued)

Pin		Symbol	Name and function
TQFP48	MLPQ40		
47	40	G8	Green output 8
48	1	R8	Red output 8

2 Absolute maximum ratings

Stressing the device above the ratings listed in the [Table 3](#) may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 3. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V_{DD}	Supply voltage	-0.4 to 7	V
V_I	Digital inputs voltage	-0.4 to $V_{dd}+0.4$	V
OUT	Driver outputs voltage (R<1:8>, G<1:8>, B<1:8>)	20	V
I_o	Output current	80	mA
IGND	GND terminal current	1.9	A
ESD	Electrostatic discharge protection HBM human body model	± 2	kV
	Electrostatic discharge protection MM machine model	± 200	V

3 Thermal characteristics

Table 4. Thermal characteristics

Symbol	Parameter	Value	Unit
T _a	Operative free-air temperature range ⁽¹⁾	-40 to +85	°C
T _{J-OPR}	Operative thermal junction temperature range	-40 to +125	
T _{stg}	Storage temperature range	-55 to +150	
R _{th_{ja}}	Junction-ambient thermal resistance; QFN40-EP ⁽²⁾	25.3	°C/W
	Junction-ambient thermal resistance; TSSOP48-EP ⁽¹⁾	33	°C/W

1. This data must be considered in adequate power dissipation conditions. The junction temperature must be maintained below 150 °C.
2. In accordance with JEDEC standard 51-7B. The exposed pad should be soldered directly to the PCB to obtain the thermal benefits.

4 Electrical characteristics

$V_{dd} = 3.3 \text{ V}$, $T_j = 25 \text{ }^\circ\text{C}$, $\text{GRG} = "1"$ (gain reg), $R_{ext} = 13 \text{ k}\Omega$, unless otherwise specified.

Table 5. Electrical characteristics

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
V_{dd}	Supply voltage		3		5.5	
V_{OUT}	Output voltage	For all outputs	-	-	19	
V_{IH}	Input voltage		$0.7 \cdot V_{dd}$	-	V_{dd}	V
V_{IL}			GND	-	$0.3 \cdot V_{dd}$	
V_{OL}	Serial data output voltage (SDO)	$V_{DD} = 3 \text{ to } 5.5 \text{ V}$ $I = +/- 1 \text{ mA}$	-	-	0.4	
V_{OH}			$V_{DD} - 0.4$	-	-	
I_{OLeak}	Output leakage current	$V_o = 19 \text{ V}$, all outputs OFF	-	-	0.5	uA
V_{uvlo1}	UVLO threshold voltage (rising)			2.7	2.9	V
V_{uvlo1}	UVLO threshold voltage (falling)		2.2	2.3		V
H_{uvlo}	UVLO hysteresis			400		mV
ΔI_{OL1}	Output current precision channel-to-channel per each color group (all outputs ON) ⁽¹⁾⁽²⁾	$V_o = 0.3 \text{ V}$; ($I_o = 5 \text{ mA}$) $\text{CFG-0} = \text{CFG-1} = \text{CFG-2} = "0"$ $\text{GRG} = "0"$	-	-	± 4	%
ΔI_{OL3}		$V_o = 0.6 \text{ V}$; ($I_o = 21 \text{ mA}$) $\text{CFG-0} = \text{CFG-1} = \text{CFG-2} = "0"$	-	-	± 3	
ΔI_{OL2}		$V_o = 0.5 \text{ V}$; ($I_o = 15 \text{ mA}$) $\text{CFG-0} = \text{CFG-1} = \text{CFG-2} = "1"$ $\text{GRG} = "0"$	-	-	± 3	
ΔI_{OL4}		$V_o = 1.2 \text{ V}$; ($I_o = 61 \text{ mA}$) $\text{CFG-0} = \text{CFG-1} = \text{CFG-2} = "1"$	-	-	± 3	
ΔI_{OL1a}	Output current error device-to-device per each color group (all outputs ON) ⁽¹⁾	$V_o = 0.3 \text{ V}$; ($I_o = 5 \text{ mA}$) $\text{CFG-0} = \text{CFG-1} = \text{CFG-2} = "0"$ $\text{GRG} = "0"$	-	-	± 6	
ΔI_{OL3a}		$V_o = 0.6 \text{ V}$; ($I_o = 21 \text{ mA}$) $\text{CFG-0} = \text{CFG-1} = \text{CFG-2} = "0"$	-	-	± 6	
ΔI_{OL2a}		$V_o = 0.5 \text{ V}$; ($I_o = 15 \text{ mA}$) $\text{CFG-0} = \text{CFG-1} = \text{CFG-2} = "1"$ $\text{GRG} = "0"$	-	-	± 6	
ΔI_{OL4a}		$V_o = 1.2 \text{ V}$; ($I_o = 61 \text{ mA}$) $\text{CFG-0} = \text{CFG-1} = \text{CFG-2} = "1"$	-	-	± 6	

Table 5. Electrical characteristics (continued)

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
%/ ΔV_{OUT}	Output current vs. output voltage regulation ⁽³⁾	V_o from 1.2 V to 3 V; ($I_o = 61$ mA) CFG-0 = CFG-1 = CFG-2 = "1"	-	± 0.2	-	%/V
%/ ΔV_{DD}	Output current vs. supply voltage regulation ⁽⁴⁾	V_{DD} from 3 V to 5.5 V $V_o = 1.2$ V; ($I_o = 61$ mA) CFG-0 = CFG-1 = CFG-2 = "1"	-	± 1	-	
R_{up}	Pull-up resistor for OE pin		400	500	650	k Ω
R_{dw}	Pull-down resistor for LE pin					
R_{ext}	External current setup resistance				100	
I_{DD1}	Supply current (OFF)	No data transfers, all outputs OFF, CFG-0 = CFG-1 = CFG-2 = "0" GRG = "0"; CFG-6 = "0"			8	mA
I_{DD2}		No data transfers, all outputs OFF, CFG-0 = CFG-1 = CFG-2 = "1" CFG-6 = "0"			16	
I_{DD1}	Supply current (ON)	No data transfers, all outputs ON, CFG-0 = CFG-1 = CFG-2 = "0" GRG = "0"	-		8	mA
I_{DD2}		No data transfers, all outputs ON, CFG-0 = CFG-1 = CFG-2 = "1"	-		15	
IDD (AutoOFF)	Supply current (autoOFF)	All output OFF CFG-6 = "1"	-	200	500	μA
SDE_1	LED short detection voltage	CFG-3 = CFG-4 = CFG-5 = "0"		2.0		V
SDE_2		CFG-3 = CFG-4 = CFG-5 = "1"		3.0		
ODC	LED open detection current			0.5 I_{OL}		
Tflg	Thermal flag			150		
Tsd	Thermal shutdown ⁽⁵⁾			170		
Tsd-hy	Thermal shutdown hysteresis ⁽⁵⁾			15	20	$^{\circ}C$

1. Tested with just one output loaded

2. $((I_{outn} - I_{outavg1-15}) / I_{outavg1-15}) \times 100$

3.

$$\Delta(\% / V) = \frac{(I_{outn} @ V_{outn} = 3.0V) - (I_{outn} @ V_{outn} = 1.0V)}{(I_{outn} @ V_{outn} = 1.0V)} \times \frac{100}{3-1}$$


4.

$$\Delta(\% / V) = \frac{(I_{outn} @ V_{DD} = 5.5V) - (I_{outn} @ V_{DD} = 3.0V)}{(I_{outn} @ V_{DD} = 3.0V)} \times \frac{100}{5.5-3}$$

5. Not tested, guaranteed by design.

4.1 Typical application circuit

Figure 3. Typical application circuit



5 Switching characteristics

$V_{DD} = 3.3 \text{ V}$, $T_J = 25 \text{ }^\circ\text{C}$, $\text{GRG} = "1"$ (gain reg), $R_{ext} = 13 \text{ k}\Omega$, unless otherwise specified.


Table 6. Switching characteristics⁽¹⁾⁽²⁾

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
f_{clk}	Clock frequency	Cascade operation $R_{ext} = 13 \text{ k}\Omega$; $I_{out} = 21 \text{ mA}$ $V_{out} = 0.6 \text{ V}$ $V_{IH} = V_{DD}$; $V_{IL} = \text{GND}$ $R_L = 56 \Omega$; $C_L = 10 \text{ pF}$ $\text{CFG-0} = \text{CFG-1} = \text{CFG-2} = "0"$	-	-	30	MHz
$t_{r(SDO)}$	SDO rise time		-	5	-	ns
$t_{f(SDO)}$	SDO fall time		-	5	-	
t_{PLH2}	LE-OUT $n^{(3)}$		-	70	-	
t_{PLH3}	\overline{OE} -OUT $n^{(3)}$		-	100	-	
t_{PLH}	CLK-SDO $\text{CFG-7} = '0'$		8	15	25	
t_{PHL2}	LE-OUT $n^{(3)}$		-	70	-	
t_{PHL3}	\overline{OE} -OUT $n^{(3)}$		-	100	-	
t_{PHL}	CLK-SDO $\text{CFG-7} = '0'$		8	15	25	
$t_{w(CLK)}$	CLK		20	-	-	
$t_{w(\overline{OE})}$	\overline{OE}		150 ⁽⁴⁾	-	-	
$t_{w(L)}$	LE		20	-	-	
t_{gr-d}	Gradual delay Ch to Ch			10		
$t_{su(L)}$	Setup time for LE		5	-	-	μs
$t_{h(L)}$	Hold time for LE		5	-	-	
$t_{su(D)}$	Setup time for SDI		5	-	-	
$t_{h(D)}$	Hold time for SDI		10	-	-	
$t_{or}^{(5)}$	Maximum CLK rise time		-	-	5	μs
$t_{of}^{(5)}$	Maximum CLK fall time		-	-	5	
I_{out-ov}	Output current turn-on overshoot	$V_{out} = 0.3 \text{ to } 3 \text{ V}$ $C_L = 10 \text{ pF}$; $I_{out} = 5 \text{ to } 61 \text{ mA}$	-	-	10	%
t_{n-err}	Normal error detection minimum output ON time		-	-	1	μs
$t_{shut-down}$	Auto power shutdown time (autoOFF)	From LE falling edge to R_{ext} voltage reference at -10%	-	75	-	ns
$t_{wake-up}$	Auto power wakeup time	From LE falling edge to R_{ext} voltage reference at 90%	-	1	-	μs

1. All table limits are guaranteed by design.
2. Not tested in production.
3. $\text{CFG-8} = "1"$ (no output gradual delay)
4. In normal error detection mode must be longer than 1 μs
5. If devices are connected in cascade and t_{or} or t_{of} is large, it may be critical to achieve the timing required for data transfer between two cascaded devices.


6 Timing

Figure 4. Timing for clock, serial-in, serial-out, latch enable and outputs




Correct sampling of the data depends on the stability of the data at SDI on the rising edge of the clock signal and it is assured by a proper data setup and hold time ($t_{SU(D)}$ and $t_{h(D)}$), as shown in [Figure 4](#). The same figure shows the propagation delay from CLK to SDO (t_{PLH}/t_{PHL}). [Figure 4](#) describes also the minimum duration of CLK and LE pulses ($t_W(CLK)$ and $t_W(L)$, respectively) and the propagation delay from LE to OUT_n (t_{PLH1}/t_{PHL1} and t_{PLH2}/t_{PHL2} , respectively). Finally, [Figure 5](#) also defines the turn-on and turn-off time (t_{of} and t_{or}) of the output voltage.

Figure 5. OE and Outputs timing



7 Simplified Internal block diagram


Figure 6. LED2472G simplified block diagram



7.1 Equivalent circuits of inputs and outputs

Input terminals LE and /OE have pull-down and pull-up connections, respectively. CLK and SDI must be connected to external circuits to fix the logic level.


Figure 7. Input terminals



8 Digital blocks

The data inputs come in through the serial interface at each CLK rising edge and after 24 CLK cycles all data are loaded into the shift register. The LE signal is used to latch the loaded data and also to generate digital keys for CFG management, scrolling, thermal check and LED error detection. When one of the output enable signal (OER, OEB or OEG) is low, the corresponding data are transferred to the relative output drivers. The data flow is “first in, first out”. To latch the data, the LE signal must be high during the last data loading CLK rising edge ([Table 7](#)). When one of the output enable signals (OER, OEB or OEG) is at low level, output terminals (R1-R8, G1-G8, B1-B8) respond to the data either ON or OFF. When one of the output enable signals (OER, OEB or OEG) goes to “1”, all outputs switch off all the data on the output terminal. LE and /OE signals are asynchronous with respect to the CLK signal. The time diagram below refers to RGB flow setting.

Figure 8. Data input time diagram




8.1 Register access

Access to the different registers of the device (configuration register, gain register, etc.) is achieved by using different digital keys, defined as a number of CLK pulses during which the LE signal is asserted. The available digital keys are summarized in [Table 7](#).

Table 7. Digital keys summary

#CLK rising edges with the LE asserted	Description
1-2	Data latch
3-4	Write configuration register
5-6	Read configuration register
7-8	Write gain
9-10	Read gain
11	Open detection
12	Short detection
13	Open/short detection
14	Thermal alert reading
15	Reserved
16	Reserved

Figure 9. Digital key timing diagram



AM13732V1

8.2 Configuration register

The configuration register is used to enable or disable some device features, to program some parameters and to change other settings. Access to this register (read or write) is managed as described in [Table 8](#) where a description is provided for each bit. The default value of the configuration register (when the device is switched ON or after a reset) is all bits set to “0”. To change anything in the configuration register, a 24-bit digital word must be sent (CFG-0 represents the LSB, CFG-23 the MSB).

Figure 10. Configuration register




Table 8. Configuration register

BIT	Definition	Attribute read/write	Configuration register function description	Default
CFG-0	RED current range	R/W	“0” low current range “1” high current range	0
CFG-1	GREEN current range	R/W	“0” low current range “1” high current range	0
CFG-2	BLUE current range	R/W	“0” low current range “1” high current range	0
CFG-3	RED voltage det. thr.	R/W	“0” LED short-circuit detection threshold 2 V “1” LED short-circuit detection threshold 3 V	0
CFG-4	GREEN voltage det. thr.	R/W	“0” LED short-circuit detection threshold 2 V “1” LED short-circuit detection threshold 3 V	0
CFG-5	BLUE voltage det. thr.	R/W	“0” LED short-circuit detection threshold 2 V “1” LED short-circuit detection threshold 3 V	0
CFG-6	Auto OFF	R/W	“0” device always ON “1” auto power shutdown active (Auto OFF)	0
CFG-7	SDO delay	R/W	“0” SDO half clock delay disabled “1” SDO half clock delay enabled	0
CFG-8	Gradual output delay	R/W	“0” gradual outputs delay is applied “1” all channels switch ON and OFF simultaneously	0

Table 8. Configuration register (continued)

BIT	Definition	Attribute read/write	Configuration register function description				Default	
CFG-9	Data flow	R/W	Color data flow management	CFG9	CFG10	CFG11		0
				0	0	0	RGB	
				0	0	1	GBR	0
				0	1	0	GRB	
				0	1	1	BGR	0
				1	0	0	BRG	
				1	0	1	RBG	
CFG 12 ÷ 23	Don't care							

8.3 Current ranges (CFG 0-CFG 2)

The output LED currents can be programmed using an external resistor connected to GND from the ISET pin and can be adjusted using 6 bits in a dedicated gain register with two possible current ranges selectable in the configuration register. Each range can be separately selected for each color by the bits CFG-0, CFG-1 and CFG-2, respectively, for the RED, GREEN and BLUE channels.

8.4 Error detection conditions (CFG 3-CFG 5)

During error detection phases for each channel, the following are checked:

- output current for open circuit detection
- output voltage for short-circuit detection

The thresholds for the error diagnostics are summarized in the [Table 9](#):

Table 9. Diagnostic thresholds

Error detection	Checked malfunction	CFG-x ⁽¹⁾	Thresholds
Open detection combined mode	Open line or output short to GND	Don't care	$I_o < 0.5 \times I_o_{\text{programmed}}$
Short detection	Short on LED or short to VLED	0	$V_o > 2 \text{ V}$
		1	$V_o > 3 \text{ V}$

1. x=3 for RED, x=4 for GREEN, x=5 for BLUE

8.5 Auto power shutdown / wakeup (CFG 6)


This feature reduces the power consumption when all outputs are OFF. It is active when the bit CFG-6 of the configuration register is at “1”. The auto power shutdown (auto OFF) starts when the data latched is “0” for all channels, and the device will be active again (wakeup) at the first latched data string including at least one bit equal to “1” (at least one channel ON).

Timings for shutdown and wakeup are present in the dynamic features table. While the auto power shutdown is active, the device ignores any other command except channel power-on.

8.6 SDO delay (CFG 7)

Normally, on SDO terminals data is shifted out at the rising edge of the CLK signal with a propagation delay of about 15 ns [signal (1) in [Figure 11](#)]. The device provides the possibility to shift data out also at the falling edge of the CLK signal with a propagation delay of few ns [signal (2) in [Figure 11](#)]. This feature can be activated by setting to "1" the bit CFG-7 of the configuration register. The default setting for this bit is "0", hence the SDO delay is not activated by default. This feature is particularly useful when multiple devices are connected in daisy chain configuration with non-matched delays between the CLK and SDO data paths (board routing).

Figure 11. SDO Delay



8.7 Gradual output delay (CFG 8)


The gradual output delay consists in turning on gradually the current generators, avoiding turning on all channels at the same time. This feature prevents large inrush current and reduces the bypass capacitor values. The fixed delay time can be activated by bit CFG-8 of the configuration register, and the typical delay is 10 ns for each group of 8 outputs R, G, B (e.g. R1, G1, B1 has no delay, R2, G2, B2 has 10 ns of delay and R3, G3, B3, has 20 ns delay, and so on), as described in [Table 10](#).

Table 10. Gradual output delay values

Delay time (ns) from the falling edge of \overline{xOE}	R1 G1 B1	R2 G2 B2	R3 G3 B3	R4 G4 B4	R5 G5 B5	R6 G6 B6	R7 G7 B7	R8 G8 B8
CFG-8 = "0"	0	10	20	30	40	50	60	70
CFG-8 = "1"	0	0	0	0	0	0	0	0

Figure 12 shows an example of the effect of the output gradual delay on the RED color group outputs.


Figure 12. Gradual delay on first four channels of RED color group



8.8 Data flow management (CFG 9-CFG 11)

The 8x3 shift registers have a default RGB sequence serial data flow according to the table shown into the configuration register (bit CFG-9, CFG-10 and CFG-11). *Figure 13* shows how serial data are loaded in accordance with the data flow sequence selected through the configuration register. The default sequence is RGB (first bit will be R8, last bit B1 then: R8-R1, G8-G1, B8-B1).

Figure 13. Different color sequence in data loading



8.9 Gain register


The LED current can be programmed using an external resistor connected to GND from R-EXT pin and can be adjusted using the dedicated bits of the gain register (G-0 to G-17 defines the gain and CFG-0/1/2 the current range within the gain can be adjusted). The device can regulate the current up to 72 mA and down to 4 mA. To change anything in the gain register, a 24-bit digital word must be sent (CFG-0 represents the LSB, CFG-23 the MSB). The accuracy of the LED current depends on the selected range and it is assured only in the ranges indicated in the static electrical characteristics (see [Table 5](#)).

Table 11. Gain register

BIT	Definition	Attribute read/write	Register function description	Default
G-0	RED current gain adjustment	R/W	6-bit DAC allows adjustment of the device output current in 64 steps for each range (defined by CFG-0). default: gain = 1	1
G-1				1
G-2				1
G-3				1
G-4				1
G-5				1
G-6	GREEN current gain adjustment	R/W	6-bit DAC allows adjustment of the device output current in 64 steps for each range (defined by CFG-1). default: gain = 1	1
G-7				1
G-8				1
G-9				1
G-10				1
G-11				1

Table 11. Gain register (continued)


BIT	Definition	Attribute read/write	Register function description	Default
G-12	BLUE current gain adjustment	R/W	6-bit DAC allows adjustment of the device output current in 64 steps for each range (defined by CFG-2). default: gain = 1	1
G-13				1
G-14				1
G-15				1
G-16				1
G-17				1
G-18 to G-23			Don't care	

Figure 14. I_{out} vs. gain

9 Current adjustment

The LED2472G is designed to provide a current in the range between 4 mA and 72 mA per channel. The current is programmed for all color groups by connecting an external resistor (see *Figure 15*) to the pin ISET and then adjusted separately for each color by the gain register. The current ranges can be separately selected for each color by the bits CFG-0, CFG-1, CFG-2 of the configuration register (respectively, for RED, GREEN and BLUE). The current for each color can be adjusted in 64 steps using 6 bits (per color) contained in the gain register.

Figure 15. External resistor to connect to ISET pin



When the device is switched on, the default value of the gain register together with the bits of the configuration register selecting the current range set a current value that can be calculated as follows:

$$I_{OL_default} = \frac{V_{REF}}{R_{EXT}} \cdot K$$

Where $V_{REF} \approx 1.23$ V is the voltage of the ISET pin and K is the mirroring current ratio, whose value depends on the selected current range:

K = 55 with low current range selected (CFG-0, CFG-1 or CFG-2 set to "0")

K = 160 with high current range selected (CFG-0, CFG-1 or CFG-2 set to "1")

The relationship between the programmed current and the current gain settings is the following:

$$I_{OL} = (I_{OL_default} + G \cdot \Delta I_{step})$$

where G is the current gain (decimal value) defined by the dedicated bits of the current gain register. ΔI_{step} can be instead defined as follows:

$$\Delta I_{step} = \frac{I_{OL_default}}{21}$$

The recommended resistor values to cover the above mentioned current range are 11-18 kΩ, which respectively define the following ranges:

Table 12. Current adjustment example

Range	R _{SET} [kΩ]	CFG-x ⁽¹⁾	G-y to G-z ⁽²⁾	LED current ⁽³⁾ [mA]
Low	18	0	000000	4
	18	0	111111	15
High	18	1	000000	11
	18	1	111111	44
Low	13	0	000000	5
	13	0	111111	21
High	13	1	000000	15
	13	1	111111	61
Low	11	0	000000	6
	11	0	111111	25
High	11	1	000000	18
	11	1	111111	72

1. x = 0 for RED, x = 1 for GREEN, x = 2 for BLUE
2. y = 0 & z = 5 for RED, y = 6 & z = 11 for GREEN, y = 12 & z = 17 for BLUE
3. The indicated values may be slightly different on the actual device

The current values in bold in the [Table 12](#) are the current default values. The above mentioned resistor values are not mandatory, but only suggested to cover precisely the current range indicated for this device. Due to internal power dissipation, it is important to highlight that, loading at the maximum current of all device channels simultaneously can cause a current shift for each output. In the worst case, with all channels loaded at the maximum current of about 72 mA, the regulated current could decrease in the range of about 3-5%.

10 LED error detection


The LED error detection implemented by the LED2472G is performed in order to detect shorted LED and open LED conditions. The shorted LED condition is determined by checking the voltage across each current generator. If this voltage is higher than the threshold, programmed by bits CFG-3, CFG-4 and CFG-5 of the configuration register, the LED connected to that generator is considered shorted.

The open LED condition is determined by measuring the current flowing through each current generator. If this current is lower than half the expected current, the LED connected to that generator is considered open. The error detection request and the acquisition of the results of the detection are managed by the serial interface. The steps to follow for correct performance of error detection are summarized as follows (see [Figure 16](#)):

- **Enter the error detection.** To do this, the appropriate digital key must be provided (see [Figure 9](#)). There is both the possibility of “generic” error detection (open/short detection) and the possibility to specifically select the type of failure (short detection or open detection).
- **Performing the error detection.** When the ROE, GOE and BOE signals become low, error detection starts. These signals must be kept low for at least 1 μ s in order to correctly complete the error detection process. After this time, at least one CLK pulse must be provided in order to make the detection result available at the SDO pin while the output enable signals are still low. The bit shifted out of SDO after this clock pulse represents the first bit of the detection result word.
- **Detection results.** To complete the detection result acquisition, at least another 23 CLK pulses must be provided after the xOE signals have been set high again (24 CLK pulses in total). The detection result will be always in RGB sequence regardless of any different programmed data flow (CFG9-CFG11).

The detection result indicates “1” for each channel considered good, “0” for each channel that has a failure (shorted or open LED). To check the status of all channels and to obtain an accurate detection result, it is important to set all outputs to ON before starting the error detection process. If this is not done, it is worth noting that the detection result will indicate a “0” also for those channels not set to ON before the detection process, although they may not actually have any failure.

Figure 16. Error detection process




11 Thermal shutdown and thermal alert

The device can monitor the internal temperature. Based on the temperature value, the device can simply provide an alert (if the temperature exceeds 150 °C) through the serial interface, or trigger a thermal shutdown (if the temperature exceeds 170 °C). The effect of the thermal shutdown is to turn off all channels until the temperature falls (considering a hysteresis of around 15 °C). The thermal alert can be read by running the digital key "Thermal alert reading", holding the LE high for 14 CLK rising edges (see [Figure 17](#)). If thermal alert is asserted, a 24-bit string at "1" will be sent through SDO at the next 24 CLK rising edge.

Table 13. Thermal alert status summary

Thermal alert status	Meaning
"0000 0000 0000 0000 0000 0000"	Device temperature under 150 °C
"1111 1111 1111 1111 1111 1111"	Device temperature over 150 °C

Figure 17. LE high for 14 CLK



12 Dropout voltage

In order to correctly regulate the channel current, a minimum voltage (V_{DROP}) across each current generator must be guaranteed. *Figure 18* and *Table 14* show the minimum V_{DROP} related to the current to regulate. A V_{DROP} lower than the minimum recommended implies the regulation of a current lower than that expected. However, an excess of V_{DROP} increases the power dissipation. When all outputs are loaded simultaneously, the minimum working drop rises. In full load condition at 61 mA per channel the minimum voltage to apply on each channel must be increased by about 400 mV (550 mV at 72 mA).

Figure 18. Typical dropout voltage vs. output current (only one channel ON)




Table 14. Minimum dropout voltage for some current values (only one channel ON)

Output nominal current [mA]	Minimum V_{DROP} [mV] $V_{DD} = 3.3$ V
5	120
15	280
21	320
61	800
75	1050

13 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com.
ECOPACK is an ST trademark.

Figure 19. TQFP48-EP package dimensions




Table 15. TQFP48-EP mechanical data

Dim.	mm		
	Min.	Typ.	Max.
A			1.20
A1	0.05		0.15
A2	0.95	1.00	1.05
b	0.17	0.22	0.27
c	0.09		0.20
D	8.80	9.00	9.20
D1	6.80	7.00	7.20
D2		3.80	
D3		5.50	
E	8.80	9.00	9.20
E1	6.80	7.00	7.20
E2		3.80	
E3		5.50	
e		0.50	
L	0.45	0.60	0.75
L1		1.00	
k	0°	3.5°	7°
ccc			0.08

Figure 20. TQFP48-EP recommended footprint




Figure 21. MLPQ40-EP 5x5 package dimensions





Table 16. MLPQ40-EP 5x5 mechanical data

Dim.	mm		
	Min.	Typ.	Max.
A	0.80	0.90	1.00
A1	0.00	0.02	0.05
b	0.15	0.20	0.25
D		5	
E		5	
D2	3.50	3.65	3.75
E2	3.50	3.65	3.75
e		0.40	
L1	0.277	0.377	0.477
L2	0.30	0.40	0.50
K	0.20		

Figure 22. MLPQ40-EP 5x5 recommended footprint



8260895_A

14 Revision history

Table 17. Document revision history

Date	Revision	Changes
19-Aug-2013	1	Initial release.
05-Mar-2014	2	Modified footnote1 in <i>Table 6: Switching characteristics</i> Added footnote 2 in <i>Table 6: Switching characteristics</i> and footnote 5 in <i>Table 5: Electrical characteristics</i> .
22-Apr-2014	3	Document status promoted from preliminary data to production data.
03-Oct-2017	4	Updated typical values in Table 16: MLPQ40-EP 5x5 mechanical data
08-Jul-2021	5	Updated Table 2: Pin description.
05-Jun-2025	6	Updated Figure 19 , Figure 20 and Table 15 .

IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2025 STMicroelectronics – All rights reserved