

# ULTRA-SORT, EXTREMELY PARALLEL HARDWARE OPTIMIZED SORTING

Carnegie Mellon University


Saatvik Shah; Dee Dong Advised by: Anuj Kalia, Prof. Randy Bryant, Prof. Andy Pavlo Carnegie Mellon University, School of Computer Science

## **Motivation**

Sorting is one of the most important phases in many engineering applications. There has been a lot of research to exploit the parallelism one can get out of a simple operation as sorting: SIMD intrinsics, multicore and even NUMA-awareness. The improvements in SIMD width and intrinsics available means an opportunity for better design and speed. We propose to build a production level DSL-style SIMD sorting system. This should efficiently utilize the hardware it's running on and be optimized for the workload it has to operate on.

## **System Features and Architecture**

- Leveraging SIMD parallelism for the latest hardware - AVX2 and AVX512
- Optimized for <u>all</u> numeric data types: int32, int64, float, double
- Supports Key-Value or Record Level Sorting(Order-By)
- Parallel and Serial Execution
- GTest Framework integration for exhaustive component testing and Benchmarking
- Best case: ~8x speedup over std::sort for 1 Million elements and ~14x speedup with multiple cores..



## Setup

Consider we want to sort N 32-bit integers. In AVX512, one register can hold 16 such values.


- 1. Pack 16 integers into one register, and 16 such registers = 256 integers per block.
- 2. Apply a 16x16 sorting network to this block to get 16 vertically sorted registers.
- 4. Repeat 1-3 for on the N elements, 256 values at a time.

- 1. MergePass(X): Merge all consecutive pairs of chunks of size 'X' into one sorted chunk of size 2\**X*.
- 2. Apply MergePass(16)
- 3. Apply MergePass(32)

# **Algorithm Overview**

## **Sort Phase**

- 3. Apply a 16x16 Transpose.



## **Merge Phase**

- Apply MergePass(64)
- ..... continue till MergePass(Length of Array/2)

## **Sort Phase Bitonic Sorting Network:** SIMD-friendly and branch-free sorting. -3 1 10 0 - Used the Bose Nelson *Algorithm* for construction. Custom sizes supported: From 2x2 to 32x32 depends on SIMD -2 9 10 -5 register size. eg. AVX512 can fit 16, 32 bit values - So we can construct **4x4 Bitonic Sorting Network** a 16x16 register.

2. Transpose NxN: As can be seen in the diagram alongside, a Bitonic sorting network yields a vertically sorted output. In order to sort this horizontally, we apply a SIMD transpose.

### **Merge Phase Merging Sorted Runs** MergeRunPass MergeRunPass MergeRunPass Block Block Block Block 1 ---> 3 ---> MergeRunPass MergeRunPass Block 1 ---> 2 ---> MergeRunPass Block **An Example Merge Pass** 2 ---> 3 ---> 4 ---> 1 ---> 2 ---> 3 ---> In the diagram on the left, we've shown how to apply a Bitonic-Merge-4 Kernel to merge 16 elements. At each step, *Ra* contains the minimum sorted 4, and Rb Out Part | Out Part | Out Part | Out Part Out Part Out Part Out Part Out Part the maximum sorted 4. Store **Sorted Runs Sorted Runs** the contents of Ra. and 1 ---> 2 ---> 3 ---> 1---> 2---> 4---> proceed to load next register. **Multicore Parallelism** - SortPhase is B/W Bound - MergePhase is Compute Bound(but limited Out Part parallelism)

# **Benchmarking and Analysis Speedup of AVX-512 with 1M and 10M elements** std::sort ips4o::sort **Effect of Increasing Number of Cores(1024 vs. 10M)** 0.225 -0.200 E 0.0004 -0.125 -Effect of Domain on AVX512 Speedup of AVX512 vs. AVX2 Speedup(1M) Effect of Domain on AVX512 Speedup AVX512 Speedup against AVX2 of sorting different N -1k~1k -10~10

## **Key Inferences**

- AVX512 can achieve ~8x speedup for numerical sorting and ~4x speedup for key-value sorting over std::sort. The speedup drops moving from integer to floating point types.
- Going out of cache hurts!

log10(domain)

- The overhead of thread-management/fork-join parallelism often exceeds speedup.
- The domain of numbers being sorted has an effect on both SIMD and std::sort. The effect is much more on std::sort.

# **Contact**

Dee Dong

Saatvik Shah

Language Technologies Institute Email: ddong1@andrew.cmu.edu Language Technologies Institute Email: saatviks@andrew.cmu.edu

## References

- 1. J. Teubner M. Tamer Ozsu C. Balkesen, G. Alonso. Multi-core, main-memory joins: Sort vs. hashrevisited.PVLDB(1), 7, 2013.
- 2. J. Chhugani T. Kaldewey A. D. Nguyen A. D. Blas V. W. Lee N. Satish C. Kim, E. Sedlar and P. Dubey. Sort vs. hash revisited: Fast join implementation on modern multi-core cpus. PVLDB2(2), pp. 1378-1389, 2009.
- 3. Timothy Furtak, Jose Nelson Amaral, and Robert Niewiadomski. Using simd registers and instructions to enable instruction-level parallelism in sorting algorithms. In Proceedings of the nineteenth annual ACM symposium on Parallel algorithms and architectures, pp. 348–357. ACM, 2007.
- 4. K. Taura H. Inoue. Simd- and cache-friendly algorithm for sorting an array of structures.PVLDB,8, 2015

log2(N)