The Undocumented Z80 Documented

Sean Young

Version 0.4, September 2001

Copyright Statement

Copyright ©1997, 1998, 2001 Sean Young.

Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.1 or any later version published by the Free Software Foundation; with no Invariant Sections, with no Front-Cover Texts, and with no Back-Cover Texts. A copy of the license is included in the section entitled "GNU Free Documentation License".

Contents

| 1 | Inti | roduction 1 |
|---|------|---|
| | 1.1 | History |
| | 1.2 | Where to get this document |
| | 1.3 | Feedback |
| 2 | Ove | erview 2 |
| | 2.1 | History of the Z80 |
| | 2.2 | Registers |
| | 2.3 | Flags |
| | 2.4 | Power on defaults |
| | 2.5 | Pin Descriptions [7] |
| 3 | Uno | documented Opcodes 7 |
| | 3.1 | CB Prefix [5] |
| | 3.2 | DD Prefix [5] |
| | 3.3 | FD Prefix [5] |
| | 3.4 | ED Prefix [5] |
| | 3.5 | DDCB Prefix |
| | 3.6 | FDCB Prefixes |
| | 3.7 | Combinations of Prefixes |
| 4 | Uno | documented Instructions 12 |
| | 4.1 | BIT instructions |
| | 4.2 | Memory Block Instructions [1] |
| | 4.3 | I/O Block Instructions |
| | 4.4 | 16 bit I/O ports |
| | 4.5 | Block Instructions |
| | 4.6 | 16 Bit Additions |
| | 4.7 | DAA Instruction |
| 5 | Inte | errupts 16 |
| | 5.1 | Non-Maskable Interrupts (NMI) |
| | 5.2 | Maskable Interrupts (INT) |
| | 5.3 | Things affecting the Interrupt flip-flops |
| | 5.4 | HALT instruction |
| | 5.5 | Where interrupts are accepted |

| CONTENTS | iii |
|----------|-----|
| | |

| 6 | Timing and R register | 20 |
|----|--|----|
| | 6.1 R register and memory refresh | 20 |
| | 6.2 Undocumented Timings | 20 |
| 7 | Other Information | 22 |
| | 7.1 Errors in official documentation | 22 |
| 8 | Instruction Tables | 24 |
| | 8.1 8-Bit Load Group | 24 |
| | 8.2 16-Bit Load Group | 25 |
| | 8.3 Exchange, Block Transfer, Block Search Group | 27 |
| | 8.4 8-Bit Arithmetic and Logical Group | 28 |
| | 8.5 General-Purpose Arithmetic and CPU Control Group | 28 |
| | 8.6 16-Bit Arithmetic Group | 29 |
| | 8.7 Rotate and Shift Group | 30 |
| | 8.8 Bit Set, Reset and Test Group | 31 |
| | 8.9 Jump Group | 31 |
| | 8.10 Call and Return Group | 32 |
| | 8.11 Input and Output Group | 33 |
| 9 | Instructions Sorted by Opcode | 34 |
| 10 | GNU Free Documentation License | 41 |
| | 10.1 Applicability and Definitions | 41 |
| | 10.2 Verbatim Copying | 42 |
| | 10.3 Copying in Quantity | 43 |
| | 10.4 Modifications | 43 |
| | 10.5 Combining Documents | 45 |
| | 10.6 Collections of Documents | 45 |
| | 10.7 Aggregation With Independent Works | 46 |
| | 10.8 Translation | 46 |
| | 10.9 Termination | 46 |
| | 10.10Future Revisions of This License | 46 |

Introduction

1.1 History

Ever since I first started writing an MSX emulator, I've been very interested in getting the emulation absolutely correct — including the undocumented features. Not only to make sure that all games work, but also to make sure that if a program crashes, it crashes exactly the same way if running on an emulator as on the real thing. Only then is perfection achieved.

I set about collecting information. I found pieces of information on the Internet, but not everything there is to know. So I tried to fill in the gaps, the results of which I put on my website. Various people have helped me since then; this is the result of all those efforts and to my knowledge this document covers more undocumented features than any other.

Previous documents I had written were in plain text and Microsoft Word, which I now find very embarrassing, so I decided to combine them all and use LaTeX. Apart from a full re-write, the only changed information is "Power on defaults" (section 2.4) and the algorithm for the CF and HF flags for OTIR and friends (section 4.3).

1.2 Where to get this document

The latest version is always available in LATEX and pdf at the following location: http://www.msxnet.org/tech/

1.3 Feedback

I welcome any kind of feedback. I would like to hear about any mistakes in this document or any additions you might have. Also note that there are a few flags which are still unknown, I would be most grateful if someone could figure them out (please include an instruction exerciser to show that your findings are correct).

You can reach me at sean@msxnet.org and my website can be found at http://www.msxnet.org/.

Overview

2.1 History of the Z80

In 1969 Intel were approached by a Japanese company called Busicom to produce chips for Busicom's electronic desktop calculator. Intel suggested that the calculator should be built around a single-chip generalized computing engine and thus was born the first microprocessor — the 4004. Although it was based on ideas from much larger mainframe and mini-computers the 4004 was cut down to fit onto a 16-pin chip, the largest that was available at the time, so that its data bus and address bus were each only 4-bits wide.

Intel went on to improve the design and produced the 4040 (an improved 4-bit design) the 8008 (the first 8-bit microprocessor) and then in 1974 the 8080. This last one turned out to be a very useful and popular design and was used in the first home computer, the Altair 8800, and CP/M.

In 1975 Federico Faggin who had had worked at Intel on the 4004 and its successors left the company and joined forces with Masatoshi Shima to form Zilog. At their new company Faggin and Shima designed a microprocessor that was compatible with Intel's 8080 (it ran all 78 instructions of the 8080 in exactly the same way that Intel's chip did) but had many more abilities (an extra 120 instructions, many more registers, simplified connection to hardware). Thus was born the mighty Z80!

The original Z80 was first released in July 1976. Since then newer versions have appeared with exactly the same architecture but running at higher speeds. The original Z80 ran with a clock rate of 2.5MHz, the Z80A runs at 4MHz, the Z80B at 6MHz, and the Z80H at 8Mhz.

Many companies produced machines based around Zilog's improved chip during the 1970's and 80's and because the chip could run 8080 code without needing any changes to the code the perfect choice of operating system was $\mathrm{CP/M}$.

2.2 Registers

The following accessable registers exist in the Z80.

| A | F | Accumulator and Flags |
|----|----|-------------------------------------|
| В | С | |
| D | E | General purpose registers |
| Н | L | |
| I | X | Index registers |
| I | Y | Index registers |
| P | C | |
| S | P | Special purpose registers |
| Ι | R | |
| ΑI | 7, | |
| В | Ξ' | Alternate general purpose registers |
| DI | Š | Thermate general purpose registers |
| HI | `, | |

For interrupts, there are two interrupt flop-flops, IFF1 and IFF2, and the interrupt mode is remembered. See chapter 5. Also there is an internal register which is described in section 4.3.

2.3 Flags

The conventional way of denoting the flags is with one letter, 'C' for the carry flag for example. It could be confused with the C register, so I've chosen to use the 'CF' notation for flags. Also in previous things I've written I called the two undocumented flags 5 and 3, but now I've changed to the same notation used in MAME¹, which is YF and XF, respectively.

| bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|----|----|----|----|----|----|----|----|
| flag | SF | ZF | YF | HF | XF | PF | NF | CF |

SF flag Set if the 2-complement value is negative. It's simply a copy of the most significant bit.

ZF flag Set if the value is zero.

YF flag A copy of bit 5 of the result.

HF flag The half-carry of an addition/subtraction (from bit 3 to 4). Needed for BCD correction with DAA.

XF flag A copy of bit 3 of the result.

PF flag This flag can either be the parity of the result (PF), or the 2-compliment signed overflow (VF): set if 2-compliment value doesn't fit in the register.

NF flag Shows whether the last operation was an addition (0) or an subtraction (1). This information is needed for DAA.

CF flag The carry flag, set if there was a carry after the most significant bit.

 $^{^{1} \}rm http://www.mame.net/$

2.4 Power on defaults

Matt² has done some excellent research for this. He found that AF and SP are always set to FFFFh after a reset, and all other registers are undefined (different depending on how long the CPU has been powered off, different for different Z80 chips). Of course the PC should be set to 0 after a reset, and so should the IFF1 and IFF2 flags (otherwise strange things could happen). Also since the Z80 is 8080 compatible, interrupt mode is probably 0.

Probably the best way to simulate this in an emulator is set PC, IFF1, IFF2, IM to 0 and set all other registers to FFFFh.

2.5 Pin Descriptions [7]

This section is also relevant even if you don't do anything with hardware. Besides, it took me hours to draw this picture.

| - 1 | | | | | |
|-----------------|----|-----|-----|----|--------------------------|
| A ₁₁ | 1 | |) | 40 | A 10 |
| A ₁₂ | 2 | | | 39 | A ₉ |
| A ₁₃ | 3 | | | 38 | □ A ₈ |
| A ₁₄ | 4 | | | 37 | A7 |
| A ₁₅ | 5 | | | 36 | A 6 |
| CLK | 6 | | | 35 | A ₅ |
| D ₄ | 7 | | | 34 | A ₄ |
| D3 _ | 8 | | | 33 | A 3 |
| D ₅ | 9 | | | 32 | \square A ₂ |
| D ₆ | 10 | Z80 | CPU | 31 | A_1 |
| +5₹ | 11 | 200 | CPU | 30 | \square A _O |
| D ₂ | 12 | | | 29 | GND |
| D ₇ | 13 | | | 28 | RFSH |
| D ₀ | 14 | | | 27 | M1 |
| D_1 | 15 | | | 26 | RESET |
| INT | 16 | | | 25 | BUSREQ |
| NMI | 17 | | | 24 | WAIT |
| HALT | 18 | | | 23 | BUSACK |
| MREQ | 19 | | | | 22 |
| IORQ | 20 | | | 21 | RD |
| | | | | | |

 $A_{15}-A_0$ Address bus (output, active high, 3-state). This bus is used for accessing the memory and for I/O ports. During the refresh cycle the IR register is put on this bus.

BUSACK Bus Acknowledge (output, active low). Bus Acknowledge indicates to the requesting device that the CPU address bus, data bus, and control signals MREQ, TORQ, RD and WR have been entered into their high-impedance states. The external now control these lines.

BUSREQ Bus Request (input, active low). Bus Request has a higher priority than MMI and is always recognised at the end of the current machine cycle.

BUSREQ forces the CPU address bus, data bus and control signals MREQ,

 $^{^2}$ redflame@xmission.com

- TORQ, RD and WR to go to a high-empedance state so that other devices can control these lines. BUSREQ is normally wired-OR and requres an external pullup for these applications. Extended BUSREQ periods due to extensive DMA operations can prevent the CPU from refreshing dynamic RAMs.
- $D_7 D_0$ Data Bus (input/output, active low, 3-state). Used for data exchanges with memory, I/O and interrupts.
- HALT Halt State (output, active low). Indicates that the CPU has executed a HALT instruction and is waiting for either a maskable or nonmaskable interrupt (with the mask enabled) before operation can resume. While halted, the CPU stops increasing the PC so the instruction is re-executed, to maintain memory refresh.
- INT Interrupt Request (input, active low). Interrupt Request is generated by I/O devices. The CPU honours a request at the end of the current instruction if IFF1 is set. INT is normally wired-OR and requires an external pullup for these applications.
- $\overline{\text{IORQ}}$ Input/Output Request (output, active low, 3-state). Indicates that the address bus holds a vailed I/O address for an I/O read or write operation. $\overline{\text{IORQ}}$ is also generated concurrently with $\overline{\text{M1}}$ during an interrupt acknowledge cycle to indicate that an interrupt response vector can be placed on the databus.
- $\overline{\text{M1}}$ Machine Cycle One (output, active low). $\overline{\text{M1}}$, together with $\overline{\text{MREQ}}$, indicates that the current machine cycle is the opcode fetch cycle of an instruction execution. $\overline{\text{M1}}$, together with $\overline{\text{IORQ}}$, indicates an interrupt acknowledge cycle.
- MREQ Memory Request (output, active low, 3-state). Indicates that the address holds a valid address for a memory read or write cycle operations.
- NMI Non-Maskable Interrupt (input, negative edge-triggered). NMI has a higher priority than INT. NMI is always recognised at the end of the current instruction, independant of the status of the interrupt flip-flops and automatically forces the CPU to restart at location 0066h.
- RD Read (output, active low, 3-state). Indicates that the CPU wants to read data from memory or an I/O device. The addressed I/O device or memory should use this signal to place data onto the data bus.
- RESET Reset (input, active low). Initializes the CPU as follows: it resets the interrupt flip-flops, clears the PC and IR registes, and set the interrupt mode to 0. During reset time, the address bus and data bus go to a high-empedance state, and all control output signals go to the inactive state. Note that RESET must be active for a minimum of three full clock cycles before the reset operation is complete. Note that Matt found that SP and AF are set to FFFFh.
- RFSH Refresh (output, active low). RFSH, together with MREQ, indicates that the IR registers are on the address bus (note that only the lower 7 bits are useful) and can be used for the refresh of dynamic memories.

- WAIT Wait (input, active low). Indicates to the CPU axathat the addressed memory or I/O device are not ready for data transfer,x. The CPU continues to enter a wait state as long as this signal is active. Note that during this period memory is not refreshed.
- $\overline{\mathtt{WR}}$ Write (output, active low, 3-state). Indicates that the CPU wants to write data to memory or an I/O device. The addressed I/O device or memory should use this signal to store the data on the data bus.

Undocumented Opcodes

There are quite a few undocumented opcodes/instructions. This section should describe every possible opcode (so you know what will be executed, whatever the value of the opcode is).

The following prefixes exist: CB, ED, DD, FD, DDCB and FDCB. Prefixes change the way the following opcodes are interpreted. All instructions without a prefix (not a value of one the above) are single byte opcodes, which are documented in the official documentation.

3.1 CB Prefix [5]

An opcode with a CB prefix is a rotate, shift or bit test/set/reset instruction. There are a few instructions missing from the official list, which are usually denoted with SLL (Shift Logical Left). It works like SLA, for one exception: it sets bit 0 (SLA resets it).

```
CB30
        SLL B
CB31
        SLL C
        SLL D
CB32
CB33
        SLL E
CB34
        SLL H
CB35
        SLL L
CB36
        SLL (HL)
CB37
        SLL A
```

3.2 DD Prefix [5]

In general, the instruction following the DD prefix is executed as is, but if the HL register is supposed to be used the IX register is used instead. Here are the rules:

• Any usage of HL is treated as an access to IX (except EX DE, HL and EXX and the ED prefixed instructions that use HL).

- Any access to (HL) is changed to (IX+d), where 'd' is a signed displacement byte placed after the main opcode except JP (HL), which isn't indirect anyway. The mnemonic should be JP HL.
- Any access to H is treated as an access to IXh (the high byte of IX) Except if (IX+d) is used as well.
- Any access to L is treated as an access to IXl (the low byte of IX) Except if (IX+d) is used aswell.
- A DD prefix before a CB selects a completely different instruction set, see Section 3.5.

Some examples:

| Without DD prefix | With DD prefix |
|-------------------|----------------|
| LD H,(HL) | LD H,(IX+d) |
| LD H,A | LD IXh,A |
| LD L,H | LD IX1,IXh |
| JP (HL) | JP (IX) |
| LD DE,0 | LD DE,0 |
| LD HL,O | LD IX,0 |

3.3 FD Prefix [5]

This prefix has the same effect as the DD prefix, though IY is used instead of IX. Note LD IX1,IYh is not possible: only IX or IY is accessed in one instruction.

3.4 ED Prefix [5]

There are a number of undocumented EDxx instructions, of which most are duplicates of documented instructions. Any instruction not listed has no effect (same behaviour as 2 NOP instructions).

The complete list except for the block instructions:

| ED40 | IN B,(C) | ED60 | IN H,(C) |
|------|-------------|------|------------|
| ED41 | OUT (C),B | ED61 | OUT (C),H |
| ED42 | SBC HL,BC | ED62 | SBC HL,HL |
| ED43 | LD (nn),BC | ED63 | LD (nn),HL |
| ED44 | NEG | ED64 | NEG** |
| ED45 | RETN | ED65 | RETN** |
| ED46 | IM O | ED66 | IM O** |
| ED47 | LD I,A | ED67 | RRD |
| ED48 | IN C,(C) | ED68 | IN L,(C) |
| ED49 | OUT (C),C | ED69 | OUT (C),L |
| ED4A | ADC HL,BC | ED6A | ADC HL, HL |
| ED4B | LD BC, (nn) | ED6B | LD HL,(nn) |

^{**}Undocumented instruction

```
NEG**
                                  NEG**
ED4C
                          ED6C
ED4D
       RETI
                          ED6D
                                  RETN**
       IM 0**
                                  IM 0**
ED4E
                          ED6E
ED4F
       LD R, A
                          ED6F
                                  R.L.D
ED50
       IN D,(C)
                          ED70
                                  IN (C) / IN F,(C)**
ED51
       OUT (C),D
                          ED71
                                  OUT (C),0**
                          ED72
                                  SBC HL,SP
ED52
       SBC HL, DE
       LD (nn), DE
                          ED73
                                  LD (nn),SP
ED53
ED54
       NEG**
                          ED74
                                  NEG**
       RETN**
                                  RETN**
ED55
                          ED75
ED56
       IM 1
                          ED76
                                  IM 1*
                                  NOP**
ED57
       LD A,I
                          ED77
                                  IN A,(C)
       IN E, (C)
                          ED78
ED58
ED59
       OUT (C),E
                          ED79
                                  OUT (C),A
ED5A
       ADC HL, DE
                          ED7A
                                  ADC HL, SP
ED5B
       LD DE, (nn)
                          ED7B
                                  LD SP, (nn)
ED5C
       \mathtt{NEG}^{**}
                                  NEG**
                          ED7C
                                  \mathtt{RETN}^{**}
       \mathtt{RETN}^{**}
ED5D
                          ED7D
ED5E
       IM 2
                          ED7E
                                  IM 2**
ED5F
       LD A.R
                          ED7F
                                  NOP**
```

The ED70 instruction reads from I/O port C, but does not store the result. It just affects the flags like the other IN x,(C) instruction. ED71 simply outs the value 0 to I/O port C.

The ED63 is a duplicate of the 22 opcode (LD (nn), HL) and similarly ED6B is a duplicate of the 2A opcode. Of course the timings are different. These instructions are listed in the official documentation.

According to Gerton Lunter¹:

The instructions ED 4E and ED 6E are IM 0 equivalents: when FF was put on the bus (physically) at interrupt time, the Spectrum continued to execute normally, whereas when an EF (RST 28h) was put on the bus it crashed, just as it does in that case when the Z80 is in the official interrupt mode 0. In IM 1 the Z80 just executes a RST 38h (opcode FF) no matter what is on the bus.

All the RETI/RETN instructions are the same, all like the RETN instruction. So they all, including RETI, copy IFF2 to IFF1. More information on RETI and RETN and IM x is in section 5.3.

3.5 DDCB Prefix

The undocumented DDCB instructions store the result (if any) of the operation in one of the seven all-purpose registers, which one depends on the lower 3 bits of the last byte of the opcode (not operand, so not the offset).

 $^{^1}$ gerton@math.rug.nl

```
000 B

001 C

010 D

011 E

100 H

101 L

110 (none: documented opcode)

111 A
```

The documented DDCB0106 is RLC (IX+01h). So, clear the lower three bits (DDCB0100) and something is done to register B. The result of the RLC (which is stored in (IX+01h)) is now also stored in register B. Effectively, it does the following:

```
LD B,(IX+01h)
RLC B
LD (IX+01h),B
```

So you get double value for money. The result is stored in B and (IX+01h). The most common notation is: RLC (IX+01h),B

I've once seen this notation:

```
RLC (IX+01h)
LD B,(IX+01h)
```

That's not correct: B contains the rotated value, even if (IX+01h) points to ROM. The DDCB SET and RES instructions do the same thing as the shift/rotate instructions:

```
SET 0, (IX+10h), B
DDCB10C0
            SET 0,(IX+10h),C
DDCB10C1
DDCB10C2
            SET 0, (IX+10h), D
DDCB10C3
            SET 0, (IX+10h), E
DDCB10C4
            SET 0, (IX+10h), H
DDCB10C5
            SET 0,(IX+10h),L
DDCB10C6
            SET 0, (IX+10h) - documented instruction
DDCB10C7
            SET 0,(IX+10h),A
```

So for example with the last instruction, the value of (IX+10h) with bit 0 set is also stored in register A.

The DDCB BIT instructions do not store any value; they merely test a bit. That's why the undocumented DDCB BIT instructions are no different from the official ones:

```
DDCB d 78
              BIT 7, (IX+d)
DDCB d 79
              BIT 7, (IX+d)
              BIT 7, (IX+d)
DDCB d 7A
              BIT 7, (IX+d)
DDCB d 7B
DDCB d 7C
              BIT 7, (IX+d)
DDCB d 7D
              BIT 7, (IX+d)
              BIT 7, (IX+d) - documented instruction
DDCB d 7E
DDCB d 7F
              BIT 7, (IX+d)
```

3.6 FDCB Prefixes

Same as for the DDCB prefix, though IY is used instead of IX.

3.7 Combinations of Prefixes

This part may be of some interest to emulator coders. Here we define what happens if strange sequences of prefixes appear in the instruction cycle of the Z80.

If CB or ED is encountered, that byte plus the next make up an instruction. FD or DD should be seen as prefix setting a flag which says "use IX or IY in stead of HL", and not an instruction. In a large sequence of DD and FD bytes, it is the last one that counts. Also any other byte (or instruction) resets this flag.

FD DD 00 21 00 10 NOP NOP NOP LD HL,1000h

Undocumented Instructions

4.1 BIT instructions

BIT n,r behaves much like AND r,2ⁿ with the result thrown away, and CF flag unaffected. So compare BIT 7,A with AND 80h: flag YF and XF are reset, SF is set if bit 7 was actually set; ZF is set if the result was 0 (bit was reset), and PF is effectively set if ZF is set (the result of the AND leaves either no bits set (PF reset) or one bit set (PF set). So the rules for the flags are:

SF flag Set if n = 7 and tested bit is set.

ZF flag Set if the tested bit is reset.

YF flag Set if n = 5 and tested bit is set.

HF flag Always set.

XF flag Set if n = 3 and tested bit is set.

PF flag Set just like ZF flag.

NF flag Always reset.

CF flag Unchanged.

This is were things start to get strange. With the BIT n, (IX+d) instructions, the flags behave just like the BIT n,r instruction, except for YF and XF. These are not copied from the result but from something completely different, namely bit 5 and 3 of the high byte of IX+d (so IX plus the displacement).

Things get more bizarre with the BIT n, (HL) instruction. Again, except for YF and XF the flags are the same. YF and XF are copied from some sort of internal register. This register is related to 16 bit additations. Most instructions do not change this register. Unfortunately, I haven't tested all instructions yet, but here is the list so far.

ADD HL, xx Use the high byte of HL, ie. H before the addition.

LD r, (IX+d) Use high byte of the resulting address IX+d.

JR d Use high byte target address of the jump.

LD r,r' Doesn't change this register.

Any help here would be most appreciated!

4.2 Memory Block Instructions [1]

The LDI/LDIR/LDD/LDDR instructions affect the flags in a strange way. At every iteration, a byte is copied. Take that byte and add the value of register A to it. Call that value n. Now, the flags are:

YF flag A copy of bit 1 of n.

HF flag Always reset.

XF flag A copy of bit 3 of n.

PF flag Set if BC not 0.

SF, ZF, CF flags These flags are unchanged.

And now for CPI/CPIR/CPD/CPDR. This instruction compares a series of bytes in memory to register A. Effectively, it can be said it does CP (HL) at every iteration. The result of that compare sets the HF flag, which is important for the next step. Take the value of register A, substract the value of the memory address, and finally substract the value of HF flag, which is set or reset by the hypothetical CP (HL). So, n = A - (HL) - HF.

SF, ZF, HF flags Set by the hypothetical CP (HL).

YF flag A copy of bit 1 of n.

XF flag A copy of bit 3 of n.

PF flag Set if BC is not 0.

NF flag Always set.

CF flag Unchanged.

4.3 I/O Block Instructions

These are the most be bizarre instructions, as far as flags is concerned. The PF flag is still unclear¹, and the HF and CF are most strange. The out instructions behave differently than the in instructions, which doesn't make the CPU very symmetrical.

First for the OUTI/OTIR/OUTD/OTDR instructions. At every iteration, a byte is read from memory and sent to an I/O port. Take that value (call it n), and add register L to it, after the HL register is increased (OUTI and OTIR) or decreased (OUTD and OTDR). If that calculation makes a carry (ie. it's larger than 255), both CF and HF are set. Otherwise CF and HF are reset.

 $^{^{1}\}mathrm{Help}$ would be most appreciated.

SF, ZF, YF, XF flags Affected by decreasing register B, as in DEC B.

CF, HF flags Set if (L + n) > 255.

NF flags A copy of bit 7 of n.

PF flag This flag is a mystery. It seems it is dependant on bits 2,1,0 of register C, bits 2,1,0 of n and register B.

The INI/INIR/IND/INDR instructions are slightly different. The value of CF and HF are computed differently. Call the value that is read from the I/O port n. Take the value of register C, and in the taese of INIR and INI, increase it by 1 and in the case of INDR and IND, decrease it by 1. Keep the result 8 bits — so it will be 0 if n was 255, with INI. Now add n to this; if it's larger than 255, set the CF and HF flags. Apart from that, the flags are the same.

4.4 16 bit I/O ports

Officially the Z80 has an 8 bit I/O port address space. When using the I/O ports, the 16 address lines are used. And in fact, the high 8 bit do actually have some value, so you can use 65536 ports after all. IN r, (C), OUT (C), r, and the Block I/O instructions actually place the entire BC register on the address bus. Similary IN A, (n) and OUT (n), A put A \times 256 + n on the address bus.

4.5 Block Instructions

The repeated block instructions simply decrease the PC by two so the instruction is simply re-executed. So interrupts can occur during block instructions. So, LDIR is simply LDI + if BC is not 0, decrease PC by 2.

4.6 16 Bit Additions

The 16 bit additions are a bit more complicated. 16 bit additions are done in two stages: first the lower bytes are added, then the two higher bytes. The SF, YF, HF, XF flags are affected as by the second (high) 8 bit addition. ZF is set if the whole 16 bit result is 0.

4.7 DAA Instruction

This instruction is useful when you're using BCD values. After an addition or subtraction, DAA corrects the value back to BCD again. Note that it uses the CF flag, so it cannot be used after INC and DEC.

Here is the correction table, copied from the "Mostek Z80 Programming Manual". This table is all I know about DAA operation.

| NF | CF | high | HF | low | # added | CF after | |
|----|---------------------|--------|----|--------|---------|-----------|--|
| | | nibble | | nibble | to A | execution | |
| 0 | 0 | 0-9 | 0 | 0-9 | 00 | 0 | |
| 0 | 0 | 0-8 | 0 | a-f | 06 | 0 | |
| 0 | 0 | 0-9 | 1 | 0-3 | 06 | 0 | |
| 0 | 0 | a-f | 0 | 0-9 | 60 | 1 | |
| 0 | 0 | 9-f | 0 | a-f | 66 | 1 | |
| 0 | 0 | a-f | 1 | 0-3 | 66 | 1 | |
| 0 | 1 | 0-2 | 0 | 0-9 | 60 | 1 | |
| 0 | 1 | 0-2 | 0 | a-f | 66 | 1 | |
| 0 | 1 | 0-3 | 1 | 0-3 | 66 | 1 | |
| 1 | 0 | 0-9 | 0 | 0-9 | 00 | 0 | |
| 1 | 0 | 0-8 | 1 | 6-f | fa | 0 | |
| 1 | 1 | 7-f | 0 | 0-9 | a0 | 1 | |
| 1 | 1 | 6-f | 1 | 6-f | 9a | 1 | |

Emulator builders: this instruction is hard to emulate. The Intel 80x86 equivalents are more or less the same, but differ for some input values. The best way to correctly emulate this instruction is by putting all possible output values (for A and F registers) in a table. The output depends on the following inputs: A register and HF, NF, CF flags. That's 11 bits in total, so the table will have size: $2^{11} \times 2 = 4096$ bytes, which isn't too bad.

Interrupts

There are two types of interrupts, maskable and non-maskable. The maskable type is ignored if IFF1 is reset. Non-maskable interrupts (NMI) will are always accepted, and they have a higher priority, so if the two are requested at the same time the NMI will be accepted first.

For the interrupts, the following things are important: Interrupt Mode (set with the IM 0, IM 1, IM 2 instructions), the interrupt flip-flops (IFF1 and IFF2), and the I register. When a maskable interrupt is accepted, a external device can put a value on the databus.

5.1 Non-Maskable Interrupts (NMI)

When a NMI is accepted, IFF1 is reset. At the end of the routine, IFF1 must be restored (so the running program is not affected). That's why IFF2 is there; to keep a copy of IFF1.

An NMI is accepted when the NMI pin on the Z80 is made low. The Z80 responds to the *change* of the line from +5 to 0 — so the interrupt line doesn't have a state, it's just a pulse. When this happens, a call is done to address 0066h and IFF1 is reset so the routine isn't bothered by maskable interrupts. The routine should end with an RETN (RETurn from Nmi) which is just a usual RET, but also copies IFF2 to IFF1, so the IFFs are the same as before the interrupt.

You can check whether interrupts were disabled or not during an NMI by using the LD A,I or LD A,R instruction. These instructions copy IFF2 to the PF flag.

5.2 Maskable Interrupts (INT)

If the INT line is low and IFF1 is set, a maskable interrupt is accepted — whether or not the the last INT routine has finished. That's why you should not enable interrupts during such a routine, and make sure that the device that generated it has put the INT line up again before ending the routine. So unlike NMI interrupts, the interrupt line has a state; it's not a pulse.

When an INT is accepted, both IFF1 and IFF2 are cleared, preventing another interrupt from occurring which would end up as an infinite loop (and overflowing the stack). What happens next depends on the Interrupt Mode.

A device can place a value on the databus when the interrupt is accepted. Some computer systems do not utilize this feature, and this value ends up being FFh.

Interrupt Mode 0 This is the 8080 compatibility mode. The instruction on the bus is executed (usually an RST # instruction, but it can be anything. The I register is not used.

Interrupt Mode 1 An RST 38h is executed, no matter what value is put on the bus or what value the I register has.

Interrupt Mode 2 A call is made to the address read from memory. What address is read from is calculated as follows: (I register) × 256 + (value on bus). Of course a word (two bytes) are read, making the a address where the call is made to. In this way, you can have a vector table for interrupts.

At the end of a maskable interrupt, the interrupts should be enabled again. You can assume that was the state of the IFFs because otherwise the interrupt wasn't accepted. So, an INT routine always ends with an EI and a RET (RETI according to the official documentation, more about that later):

```
INT:
.
.
.
.
EI
RETI or RET
```

Note a fact about EI: a maskable interrupt isn't accepted directly after it, so the next opportunity for an interrupt is after the RETI. This is very useful; if the INT line is still low, an interrupt is accepted again. If this happens a lot and the interrupt is generated before the RETI, the stack could overflow (since the routine would be called again and again). But this property of EI prevents this.

DI is not necessary at the start of the interrupt routine: the interrupt flip-flops are cleared when accepting the interrupt.

You can use RET instead of RETI, depending on the hardware setup. RETI is only useful if you have something like a Z80 PIO to support daisy-chaining: queueing interrupts. The PIO can detect that the routine has ended by the opcode of RETI, and let another device generate an interrupt. That is why I called all the undocumented EDxx RET instructions RETN: All of them operate alike, the only difference of RETI is its specific opcode which the Z80 PIO recognises.

5.3 Things affecting the Interrupt flip-flops

All the IFF related things are:

| | IFF1 | IFF2 |
|-----------|------|------|
| CPU reset | 0 | 0 |

```
0
                         0
DT
ΕI
                1
                         1
                0
Accept INT
                         0
Accept NMI
                0
RETI/N
                IFF2
                                   All the EDxx RETI/N instructions
LD A, I/LD A, R -
                                   Copies IFF2 into PF flag
```

If you're working with a Z80 system without NMIs (like the MSX), you can forget all about the two separate IFFs; since a NMI isn't ever generated, the two will always be the same.

Some documenation says that when an NMI is accepted, IFF1 is first copied into IFF2 before IFF1 is cleared. If this is true, the state of IFF2 is lost after a nested NMI, which is undesirable. Have tested this in the following way: make sure the Z80 is in EI mode, generate an NMI. In the NMI routine, wait for another NMI before executing RETN. In the second NMI IFF2 was still set, so IFF1 is *not* copied to IFF2 when accepting an NMI.

Another interesting fact is this. I was trying to figure out whether the undocumented ED RET instructions were RETN or RETI. I tested this by putting the machine in EI mode, wait for an NMI and end with one of the ED RET instructions. Then execute a HALT instruction. If IFF1 was not restored, the machine would hang but this did not happen with any of the instructions, including the documented RETI!

Since every INT routine must end with EI followed by RETI officially, It does not matter that RETI copies IFF2 into IFF1; both are set anyway.

5.4 HALT instruction

The HALT instruction halts the Z80; it does not increase the PC so that the instruction is re-executed, until a maskable or non-maskable interrupt is accepted. Only then does the Z80 increase the PC again and continues with the next instruction. During the HALT state, the HALT line is set. The PC is increased before the interrupt routine is called.

5.5 Where interrupts are accepted

During execution of instructions, interrupts won't be accepted. Only between instructions. This is also true for prefixed instructions.

Directly after an EI or DI instruction, interrupts aren't accepted. They're accepted again after the instruction after the EI (RET in the following example). So for example, look at this MSX2 routine that reads a scanline from the keyboard:

```
LD C,A
DI
IN A,(OAAh)
AND OFOh
ADD A,C
OUT (OAAh),A
EI
```

```
IN A, (OA9h)
RET
```

You can assume that there never is an interrupt after the EI, before the IN A, (0A9h) — which would be a problem because the MSX interrupt routine reads the keyboard too.

Using this feature of EI, it is possible to check whether it is true that interrupts are never accepted during instructions:

```
DI
make sure INT is active
EI
insert instruction to test
INT:
store PC where INT was accepted
RET
```

And yes, for all instructions, including the prefixed ones, interrupts are never accepted during an instruction. Only after the tested instruction. Remember that block instructions simply re-execute themselves (by decreasing the PC with 2) so an interrupt is accepted after each iteration.

Another predictable test is this: at the "insert instruction to test" insert a large sequence of EI instructions. Of course, during execution of the EI instructions, no interrupts are accepted.

But now for the interesting stuff. ED or CB make up instructions, so interrupts are accepted after them. But DD and FD are prefixes, which only slightly affects the next opcode. If you test a large sequence of DDs or FDs, the same happens as with the EI instruction: no interrupts are accepted during the execution of these sequences.

This makes sense, if you think of DD and FD as a prefix which set the "use IX instead of HL" or "use IY instead of HL" flag. If an interrupt was accepted after DD or FD, this flag information would be lost, and:

```
DD 21 00 00 LD IX,0
```

could be interpreted as a simple LD HL,0 if the interrupt was after the last DD. Which never happens, so the implementation is correct. Although I haven't tested this, as I imagine the same holds for NMI interrupts.

Timing and R register

6.1 R register and memory refresh

During every first machine cycle (beginning of an instruction or part of it — prefixes have their own M1 two), the memory refresh cycle is issued. The whole IR register is put on the address bus, and the RFSH pin is lowered. It unclear whether the Z80 increases the R register before or after putting IR on the bus.

The R register is increased at every first machine cycle (M1). Bit 7 of the register is never changed by this; only the lower 7 bits are included in the addition. So bit 7 stays the same, but it can be changed using the LD R, A instruction.

Instructions without a prefix increase R by one. Instructions with an ED, CB, DD, FD prefix, increase R by two, and so do the DDCBxxxx and FD-CBxxxx instructions (weird enough). Just a stray DD or FD increases the R by one. LD A,R and LD R,A access the R register after it is increased (by the instruction itself).

Remember that the block instructions simply decrease the PC with two, so the instructions are re-executed. So LDIR increased R by BC times 2 (note that in the case of BC = 0, R is increased by 10000h times 2, effectively 0).

Accepting an maskable or non-maskable interrupt increases the R by one.

After a hardware reset, or after power on, the R register is reset to 0.

That should cover all there is to say about the R register. It is often used in programs for a random value, which is good but of course not truly random.

6.2 Undocumented Timings

- 1. Stray DD or FD: same as a NOP (increases R by one).
- 2. EDxx (not one of the list above or block instruction): Same as two NOPs. Increases R by 2.
- 3. Accepting interrupts (all one M1 and thus increase R by one): (T states)
 - IM 0: 13 (assuming the instruction is a RST)
 - IM 1: 13
 - IM 2: 19

NMI: 11

Other Information

7.1 Errors in official documentation

In some official Zilog documentation, the are some errors. Some don't have all of these mistakes, so your documentation may not be flawed but these are just things to look out for.

- The Flag affection summary table shows that LDI/LDIR/LDD/LDDR instructions leave the SF and ZF in an undefined state. This is not correct; the SF and ZF flags are unaffected (like the same documentation says).
- Similary, the same table shows that CPI/CPIR/CPD/CPDR leave the SF and HF flags in an undefined state. Not true, they are affected as defined elsewhere in the documentation.
- Also, the table says about INI/OUTD/etc "Z=0 if B <> 0 otherwise Z=0"; of course the latter should be Z=1.
- The INI/INIR/IND/INDR/OUTI/OUTD/OTIR/OTDR instructions do affect the CF flag (some official documentation says they leave it unaffected, important!) and the NF flag isn't always set but may also be reset (see above for exact operation).
- When an NMI is accepted, the IFF1 isn't copied to IFF2. Only IFF1 is reset.
- In the 8-bit Load Group, the last two bits of the second byte of the LD r, (IX + d) opcode should be 10 and not 01.
- In the 16-bit Arithmetic Group, bit 6 of the second byte of the ADD IX, pp opcode should be 0, not 1.
- IN x, (C) resets the HF flag, it never sets it. Some documentation states it is set according to the result of the operation; this is impossible since no arithmetic is done in this instruction.

Bibliography

- [1] Mark Rison Z80 page for !CPC. http://www.acorn.co.uk/ mrison/en/cpc/tech.html
- [2] YAZE (Yet Another Z80 Emulator). This is a CPM emulator by Frank Cringle. It emulates almost every undocumented flag, very good emulator. Also includes a very good instruction exerciser, and is released under the GPL.
 - ftp://ftp.ping.de/pub/misc/emulators/yaze-1.10.tar.gz
- [3] Z80 Family Official Support Page by Thomas Scherrer. Very good your one-stop Z80 page.
 - http://www.geocities.com/SiliconValley/Peaks/3938/z80_home.htm
- [4] Spectrum FAQ technical information. http://www.void.jump.org/faq/tech_z80.html
- [5] Gerton Lunter's Spectrum emulator (Z80). In the package there is a file TECHINFO.DOC, which contains a lot of interesting information. Note that the current version can only be unpacked in Windows.
 - ftp://ftp.void.jump.org/pub/sinclair/emulators/pc/dos/z80-400.zip
- [6] Mostek Z80 Programming Manual a very good reference to the Z80.
- [7] Z80 Product Specification, from MSX2 Hardware Information. http://www.hardwareinfo.msx2.com/pdf/Zilog/z80.pdf

Instruction Tables

8.1 8-Bit Load Group

| - | Symbolic | | | | Fla | ags | | | | | Орсо | de | | | M | T | | |
|--------------|--------------------------------------|----|----|----|-----|-----|---|----|----|----|------------|-------------------|-----|-------|--------|--------|-------|------|
| Mnemonic | Operation | SF | ZF | YF | | _ | | NF | CF | | - | | Hex | Bytes | Cycles | States | Comme | ents |
| LD r,r' | r←r' | • | • | • | • | • | • | • | • | 01 | r | r' | | 1 | 1 | 4 | r,r' | Reg |
| LD p,p' | p←p' | • | • | • | • | • | • | • | • | 11 | 011 | 101 | DD | 2 | 2 | 8 | 000 | В |
| | | | | | | | | | | | p | p, | | | | | 001 | C |
| LD q,q' | q←q' | • | • | • | • | • | • | • | • | | 111 | | FD | 2 | 2 | 8 | 010 | D |
| | | | | | | | | | | | q | • | | | | | 011 | E |
| LD r,n | $r\leftarrow n$ | • | • | • | • | • | • | • | • | | r | 110 | | 2 | 2 | 7 | 100 | H |
| | | | | | | | | | | | — n | | | _ | _ | | 101 | L |
| LD p,n | p←n | • | • | • | • | • | • | • | • | | 011 | | DD | 3 | 3 | 11 | 111 | Α |
| | | | | | | | | | | | Р | | | | | | | |
| ID a n | a | _ | | _ | | _ | | | _ | | - n 111 | | FD | 3 | 3 | 11 | p,p' | Reg |
| LD q,n | $\mathtt{q} {\leftarrow} \mathtt{n}$ | • | • | • | • | • | • | • | • | | q | | ΓD | 3 | 3 | 11 | 000 | B |
| | | | | | | | | | | | - Ч — п | | | | | | 001 | C |
| LD r,(HL) | r←(HL) | • | • | • | • | • | • | • | • | | | 110 | | 1 | 2 | 7 | 010 | D |
| LD r,(IX+d) | | • | • | • | • | • | • | • | • | | 011 | | DD | 3 | 5 | 19 | 011 | E |
| , (, | - (, | | | | | | | | | | r | | | _ | _ | | 100 | IXh |
| | | | | | | | | | | + | - d | \rightarrow | | | | | 101 | IXh |
| LD r,(IY+d) | $r \leftarrow (IY+d)$ | • | • | • | • | • | • | • | • | 11 | 111 | 101 | FD | 3 | 5 | 19 | 111 | Α |
| | | | | | | | | | | 01 | r | 110 | | | | | | |
| | | | | | | | | | | + | — d | \rightarrow | | | | | | |
| LD (HL),r | $(HL) \leftarrow r$ | • | • | • | • | • | • | • | • | 01 | 110 | r | | 1 | 2 | 7 | q,q' | Reg |
| LD (IX+d),r | (IX+d)←r | • | • | • | • | • | • | • | • | 11 | 011 | 101 | DD | 3 | 5 | 19 | 000 | В |
| | | | | | | | | | | | 110 | | | | | | 001 | C |
| | | | | | | | | | | | — d | | | | | | 010 | D |
| LD (IY+d),r | (IY+d)←r | • | • | • | • | • | • | • | • | | 111 | | FD | 3 | 5 | 19 | 011 | E |
| | | | | | | | | | | | 110 | | | | | | 100 | IYl |
| . D (***) | (***) | | | | | | | | | | - d | | | | | 4.0 | 101 | IYh |
| LD (HL),n | $(HL) \leftarrow n$ | • | • | • | • | • | • | • | • | | 110 | | 36 | 2 | 3 | 10 | 111 | A |
| LD (IX+d),n | (TV+d) , ~ | _ | | _ | | _ | | | _ | | - n 011 | | DD | 4 | 5 | 19 | | |
| LD (IX+a),n | (1λ+α)←n | • | • | • | • | • | • | • | • | | 110 | | 36 | 4 | Б | 19 | | |
| | | | | | | | | | | | – d | | 30 | | | | | |
| | | | | | | | | | | | — n | | | | | | | |
| LD (IY+d),n | (TV+d)←n | | | | | | | | | | 111 | | FD | 4 | 5 | 19 | | |
| DD (11.47,11 | (11.4). 11 | • | • | • | • | • | • | • | • | | 110 | | 36 | - | Ü | 10 | | |
| | | | | | | | | | | | — d | | | | | | | |
| | | | | | | | | | | | — n | | | | | | | |
| LD A, (BC) | $A \leftarrow (BC)$ | • | • | • | • | • | • | • | • | | 001 | | OA | 1 | 2 | 7 | | |
| LD A, (DE) | $A \leftarrow (DE)$ | • | • | • | • | • | • | • | • | 00 | 011 | 010 | 1A | 1 | 2 | 7 | | |
| LD A,(nn) | $A \leftarrow (nn)$ | • | • | • | • | • | • | • | • | 00 | 111 | 010 | ЗА | 3 | 4 | 13 | | |
| | | | | | | | | | | + | — n | \longrightarrow | | | | | | |
| | | | | | | | | | | + | — n | \rightarrow | | | | | | |

(continued)

| | Symbolic | | | | F. | lag | S | | | | Орсо | de | | | М | T | |
|-----------|------------------------------------|----|----|----|----|-----|------|---------------|----|----|------|---------------|-----|-------|--------|--------|----------|
| Mnemonic | Operation | SF | ZF | YF | HF | ΧF | PF | \mathtt{NF} | CF | 76 | 543 | 210 | Hex | Bytes | Cycles | States | Comments |
| LD (BC),A | (BC)←A | • | • | • | • | • | • | • | • | 00 | 000 | 010 | 02 | 1 | 2 | 7 | |
| LD (DE),A | $(DE) \leftarrow A$ | • | • | • | • | • | • | • | • | 00 | 010 | 010 | 12 | 1 | 2 | 7 | |
| LD (nn),A | $(nn) \leftarrow A$ | • | • | • | • | • | • | • | • | 00 | 110 | 010 | 32 | 3 | 4 | 13 | |
| | | | | | | | | | | + | — n | \rightarrow | | | | | |
| | | | | | | | | | | | - n | | | | | | |
| LD A,I | $\mathtt{A} \leftarrow \mathtt{I}$ | 1 | 1 | 1 | 0 | 1 | IFF2 | 0 | • | 11 | 101 | 101 | ED | 2 | 2 | 9 | |
| | | | | | | | | | | 01 | 010 | 111 | 57 | | | | |
| LD A,R | A←R | 1 | 1 | 1 | 0 | 1 | IFF2 | 0 | • | 11 | 101 | 101 | ED | 2 | 2 | 9 | |
| | | | | | | | | | | 01 | 011 | 111 | 5F | | | | |
| LD I,A | $A \longrightarrow I$ | • | • | • | • | • | • | • | • | | 101 | | ED | 2 | 2 | 9 | |
| | | | | | | | | | | 01 | 000 | 111 | 47 | | | | |
| LD R,A | $R \leftarrow A$ | • | • | • | • | • | • | • | • | 11 | 101 | 101 | ED | 2 | 2 | 9 | |
| | | | | | | | | | | 01 | 001 | 111 | 57 | | | | |

8.2 16-Bit Load Group

| | Symbolic | | | | | ags | | | | Opcode | | | M | T | |
|--------------|---|----|----|----|----|-----|----|----|----|---|-------|-------|--------|--------|----------|
| Mnemonic | Operation | SF | ZF | YF | HF | XF | PF | NF | CF | 76 543 210 |) Hex | Bytes | Cycles | States | Comments |
| LD dd,nn | dd←nn | • | • | • | • | • | • | • | • | 00 dd0 00: | L | 3 | 3 | 10 | dd Reg |
| | | | | | | | | | | $\leftarrow \ \mathtt{n} \ \rightarrow$ | | | | | 00 BC |
| | | | | | | | | | | $\leftarrow \ \mathtt{n} \ \rightarrow$ | | | | | 01 DE |
| LD IX,nn | IX←nn | • | • | • | • | • | • | • | • | 11 011 10: | | 4 | 4 | 14 | 10 HL |
| | | | | | | | | | | 00 100 00: | . 21 | | | | 11 SP |
| | | | | | | | | | | ← n → | | | | | |
| ID IV nn | TV. nn | _ | | | _ | _ | | | _ | ← n → | ED | 4 | 4 | 1.1 | |
| LD IY,nn | IX←nn | • | • | • | • | • | • | • | • | 11 111 10: | | 4 | 4 | 14 | |
| | | | | | | | | | | ← n → | . 21 | | | | |
| | | | | | | | | | | ← n → | | | | | |
| LD HL,(nn) | H←(nn+1) | • | • | • | • | • | • | • | • | 00 101 010 |) 2A | 3 | 5 | 16 | |
| ,,,, | L←(nn) | | | | | | | | | \leftarrow n \rightarrow | | _ | - | | |
| | | | | | | | | | | $\leftarrow \ \mathtt{n} \ \rightarrow$ | | | | | |
| LD dd,(nn) | $ddh \leftarrow (nn+1)$ | • | • | • | • | • | • | • | • | 11 101 10: | ED | 4 | 6 | 20 | |
| | $\mathtt{ddl} \!\leftarrow\! \mathtt{(nn)}$ | | | | | | | | | 01 dd1 01: | L | | | | |
| | | | | | | | | | | $\leftarrow \ \mathtt{n} \ \rightarrow$ | | | | | |
| | | | | | | | | | | $\leftarrow \ \mathtt{n} \ \rightarrow$ | | | | | |
| LD IX,(nn) | IXh←(nn+1) | • | • | • | • | • | • | • | • | 11 011 10: | | 4 | 6 | 20 | |
| | $IX1\leftarrow (nn)$ | | | | | | | | | 00 101 010 | 2A | | | | |
| | | | | | | | | | | $\leftarrow \ \mathtt{n} \ \rightarrow$ | | | | | |
| ID IV () | T3D (4) | | | | | | | | | ← n → | ED | 4 | | 00 | |
| LD IY,(nn) | IYh←(nn+1) | • | • | • | • | • | • | • | • | 11 111 10: | | 4 | 6 | 20 | |
| | IYl←(nn) | | | | | | | | | 00 101 010 ← n → |) 2A | | | | |
| | | | | | | | | | | ← n → ← n → | | | | | |
| I.D (nn).HI. | $(nn+1) \leftarrow H$ | | | | | | | | | 00 100 010 | 22 | 3 | 5 | 16 | |
| (,, | (nn)←L | | | | | | | | | \leftarrow n \rightarrow | | _ | - | | |
| | | | | | | | | | | $\leftarrow \ \mathtt{n} \ \rightarrow$ | | | | | |
| LD (nn),dd | $(nn+1) \leftarrow ddh$ | • | • | • | • | • | • | • | • | 11 101 10: | ED | 4 | 6 | 20 | |
| | $(nn) \leftarrow ddl$ | | | | | | | | | 01 dd0 01: | L | | | | |
| | | | | | | | | | | $\leftarrow \ \mathtt{n} \ \rightarrow$ | | | | | |
| | | | | | | | | | | $\leftarrow \ \mathtt{n} \ \rightarrow$ | | | | | |
| LD (nn),IX | $(nn+1) \leftarrow IXh$ | • | • | • | • | • | • | • | • | 11 011 10 | | 4 | 6 | 20 | |
| | $(nn) \leftarrow IX1$ | | | | | | | | | 00 100 010 | 22 | | | | |
| | | | | | | | | | | $\leftarrow \ \mathtt{n} \ \rightarrow$ | | | | | |
| ID () TV | (11) . TVI | _ | _ | _ | _ | _ | _ | _ | _ | ← n → | ED | 4 | c | 20 | |
| LD (nn),IY | (nn+1)←IYh | • | • | • | • | • | • | • | • | 11 111 10: | | 4 | 6 | 20 | |
| | $(nn) \leftarrow IY1$ | | | | | | | | | 00 100 010 |) 22 | | | | |
| | | | | | | | | | | $\begin{array}{ccc} \leftarrow & n & \rightarrow \\ \leftarrow & n & \rightarrow \end{array}$ | | | | | |
| LD SP,HL | SP←HL | | | | | | | | | 11 111 00: | . F9 | 1 | 1 | 6 | |
| LD SP,IX | SP←IX | • | • | • | • | • | • | • | • | 11 011 10: | | 2 | 2 | 10 | |
| , | | - | - | - | - | - | - | | - | 11 111 00: | | _ | _ | | |
| LD SP,IY | SP←IY | • | • | • | • | • | • | • | • | 11 111 10: | | 2 | 2 | 10 | |
| | | | | | | | | | | 11 111 00: | | | | | |

(continued)

| | Symbolic | | | | Fla | ags | | | | | Орсо | le | | | М | T | | |
|------------------|-------------------------|----|----|----|-----|-----|----|----|----|----|------|-----|-----|-------|--------|--------|-----|-------|
| ${\tt Mnemonic}$ | Operation | SF | ZF | YF | HF | XF | PF | NF | CF | 76 | 543 | 210 | Hex | Bytes | Cycles | States | Con | ments |
| PUSH qq | (SP-2)←qql | • | • | • | • | • | • | • | • | 11 | qq0 | 101 | | 1 | 3 | 11 | qq | Reg |
| | (SP-1)←qqh | | | | | | | | | | | | | | | | 00 | BC |
| | SP←SP-2 | | | | | | | | | | | | | | | | 01 | DE |
| PUSH IX | $(SP-2) \leftarrow IX1$ | • | • | • | • | • | • | • | • | 11 | 011 | 101 | DD | 2 | 4 | 15 | 10 | HL |
| | $(SP-1) \leftarrow IXh$ | | | | | | | | | 11 | 100 | 101 | E5 | | | | 11 | AF |
| | SP←SP-2 | | | | | | | | | | | | | | | | | |
| PUSH IY | $(SP-2) \leftarrow IY1$ | • | • | • | • | • | • | • | • | 11 | 111 | 101 | FD | 2 | 4 | 15 | | |
| | $(SP-1) \leftarrow IYh$ | | | | | | | | | 11 | 100 | 101 | E5 | | | | | |
| | SP←SP-2 | | | | | | | | | | | | | | | | | |
| POP qq | qqh←(SP+1) | • | • | • | • | • | • | • | • | 11 | qq0 | 001 | | 1 | 3 | 10 | | |
| | qql←(SP) | | | | | | | | | | | | | | | | | |
| | SP←SP+2 | | | | | | | | | | | | | | | | | |
| POP IX | IXh←(SP+1) | • | • | • | • | • | • | • | • | 11 | 011 | 101 | DD | 2 | 4 | 14 | | |
| | IX1←(SP) | | | | | | | | | 11 | 100 | 001 | E1 | | | | | |
| | SP←SP+2 | | | | | | | | | | | | | | | | | |
| POP IY | IYh←(SP+1) | • | • | • | • | • | • | • | • | 11 | 111 | 101 | FD | 2 | 4 | 14 | | |
| | IY1←(SP) | | | | | | | | | 11 | 100 | 001 | E1 | | | | | |
| | SP←SP+2 | | | | | | | | | | | | | | | | | |

8.3 Exchange, Block Transfer, Block Search Group

| | Symbolic | | | | Fla | ags | | | | | Орсо | de | | | М | T | <u> </u> |
|-------------|---|--------------|----------------|--------------|--------------|----------------|--------------|---------------|-----|-----|------|-------|------|-------|--------|--------|--------------------|
| Mnemonic | Operation | SF | ZF | YF | | | PF | \mathtt{NF} | CF | 76 | 543 | 210 | Hex | Bytes | Cycles | States | Comments |
| EX DE,HL | $DE \leftrightarrow HL$ | • | • | • | • | • | • | • | • | 11 | 101 | 011 | E8 | 1 | 1 | 4 | |
| EX AF,AF' | $AF \leftrightarrow AF$ ' | • | • | • | • | • | • | • | • | 00 | 001 | 000 | 80 | 1 | 1 | 4 | |
| EXX | $BC \longleftrightarrow BC$ ' | • | • | • | • | • | • | • | • | 11 | 011 | 001 | D8 | 1 | 1 | 4 | |
| | DE↔DE' | | | | | | | | | | | | | | | | |
| | $\mathtt{HL} {\longleftrightarrow} \mathtt{HL}$ ' | | | | | | | | | | | | | | | | |
| EX (SP),HL | $H \leftrightarrow (SP+1)$ | • | • | • | • | • | • | • | • | 11 | 100 | 011 | E3 | 1 | 5 | 19 | |
| | $L \leftrightarrow (SP)$ | | | | | | | | | | | | | | | | |
| EX (SP) TX | IXh↔(SP+1) | | • | • | | | | • | | 11 | 011 | 101 | DD | 2 | 6 | 23 | |
| LA (DI),IA | IX1↔(SP) | • | • | • | • | • | • | • | • | | 100 | | טט | - | Ü | 20 | |
| FY (SD) TV | IYh↔(SP+1) | | | | | | | _ | | | 111 | | FD | 2 | 6 | 23 | |
| LA (DI), II | IY1↔(SP) | • | • | • | • | • | • | • | • | | 100 | | ΙD | 2 | · · | 20 | |
| . D.T | | | _ | \uparrow^4 | 0 | \uparrow^4 | $\uparrow 1$ | _ | | | | | ED | 0 | 4 | 4.0 | |
| LDI | (DE) ← (HL) | • | • | 1 | U | 1 | 1 | 0 | • | | 101 | | ED | 2 | 4 | 16 | |
| | DE←DE+1 | | | | | | | | | 10 | 100 | 000 | AO | | | | |
| | HL←HL+1 | | | | | | | | | | | | | | | | |
| | BC←BC-1 | | | . 4 | | . 4 | - | | | | | | | | | | |
| LDIR | $(DE) \leftarrow (HL)$ | • | • | \uparrow^4 | 0 | Ţ ⁴ | 0^2 | 0 | • | | 101 | | ED | 2 | 5 | 21 | if $BC \neq 0$ |
| | DE←DE+1 | | | | | | | | | 10 | 110 | 000 | BO | 2 | 4 | 16 | if BC=0 |
| | $HL\leftarrow HL+1$ | | | | | | | | | | | | | | | | |
| | BC←BC-1 | | | | | | | | | | | | | | | | |
| | Repeat until | | | | | | | | | | | | | | | | |
| | BC=0 | | | | | | | | | | | | | | | | |
| LDD | $(DE) \leftarrow (HL)$ | • | • | \uparrow^4 | 0 | \uparrow^4 | \uparrow^1 | 0 | • | 11 | 101 | 101 | ED | 2 | 4 | 16 | |
| | DE←DE-1 | | | 4 | | * | * | | | | 101 | | A8 | | | | |
| | HL←HL-1 | | | | | | | | | | | 000 | | | | | |
| | BC←BC-1 | | | | | | | | | | | | | | | | |
| LDDR | $(DE) \leftarrow (HL)$ | _ | _ | \uparrow^4 | 0 | $\uparrow 4$ | 0^2 | Λ | _ | 11 | 101 | 101 | ED | 2 | 5 | 21 | if BC≠0 |
| LDDIC | DE←DE-1 | • | • | 1 | U | 1 | U | U | • | | 111 | | B8 | 2 | 4 | 16 | if BC=0 |
| | | | | | | | | | | 10 | 111 | 000 | БО | 2 | 4 | 10 | 11 BC-0 |
| | HL←HL-1 | | | | | | | | | | | | | | | | |
| | BC←BC-1 | | | | | | | | | | | | | | | | |
| | Repeat until | | | | | | | | | | | | | | | | |
| | BC=0 | . 1 | . 2 | . 1 | . 1 | . 1 | . 1 | | | | | | | | | | |
| CPI | A-(HL) | ŢŦ | \downarrow 3 | \uparrow^4 | ŢŦ | ŢŦ | Ţ | 1 | • | | 101 | | ED | 2 | 4 | 16 | |
| | $HL\leftarrow HL+1$ | | | | | | | | | 10 | 100 | 001 | A1 | | | | |
| | BC←BC-1 | | | | | | | | | | | | | | | | |
| CPIR | A-(HL) | \uparrow^4 | \uparrow^3 | 1^4 | \uparrow^4 | 1^4 | 1^{1} | 1 | • | 11 | 101 | 101 | ED | 2 | 5 | 21 | if $BC \neq 0$ and |
| | | * | * | * | * | • | • | | | | | | | | | | $A \neq (HL)$ |
| | HL←HL+1 | | | | | | | | | 10 | 110 | 001 | B1 | 2 | 4 | 18 | if BC=0 or |
| | BC←BC-1 | | | | | | | | | | | | | | | | A=(HL) |
| | Repeat until | | | | | | | | | | | | | | | | |
| | A=(HL) or | | | | | | | | | | | | | | | | |
| | BC=0 | | | | | | | | | | | | | | | | |
| CPD | A-(HL) | $\uparrow 4$ | ↑ 3 | \uparrow^4 | $\uparrow 4$ | $\uparrow 4$ | $\uparrow 1$ | 1 | | 11 | 101 | 101 | ED | 2 | 4 | 16 | |
| 01 D | | 1 | 1 | 1 | \ | 1 | 1 | T | • | | 101 | | A9 | 2 | * | 10 | |
| | HL←HL-1 BC←BC-1 | | | | | | | | | 10 | 101 | 001 | нЭ | | | | |
| appp | | ↑ 4 | +3 | \uparrow^4 | +4 | ↑ 4 | ↑ 1 | | | | 404 | 404 | - FP | 0 | - | 04 | : c pg /o : |
| CPDR | A-(HL) | ↓ * | \downarrow | ↓ 1 | ↓ 1 | ↓ 1 | 1 | 1 | • | 11 | 101 | 101 | ED | 2 | 5 | 21 | if BC≠0 and |
| | | | | | | | | | | | | | | _ | | 4 | A≠(HL) |
| | HL←HL-1 | | | | | | | | | 10 | 111 | 001 | В9 | 2 | 4 | 18 | if BC=0 or |
| | BC←BC-1 | | | | | | | | | | | | | | | | A=(HL) |
| | Repeat until | | | | | | | | | | | | | | | | |
| | A=(HL) or | | | | | | | | | | | | | | | | |
| | BC=0 | | | | | | | | | | | | | | | | |
| Note: | 1PF is 0 the | res | ult | of | BC- | -1=(|), o | the | rwi | se | PF i | s set | t. | | | | |
| | ² PF is 0 only | at | co | mp] | eti | on o | of t | he | ins | tru | ctio | n. | | | | | |
| | ³ ZF is set if | : A= | (HT. |) . | oth | erwi | ise | ZF | is | res | et. | | | | | | |
| | ⁴ See section | | ,,,,,,, | ,, | | "- | | | | 5 | | | | | | | |

8.4 8-Bit Arithmetic and Logical Group

| | Symbolic | | | | | ags | | | | | Opco | | | | M | T | | |
|---------------|------------------------------|----------|----------|--------------|----------|--------------|-----------|------|-----|-----|------------|-------------------|-------|----------|--------|----------|-------|-------|
| Mnemonic | Operation | SF | ZF | YF | HF | XF | PF | NF | CF | | | | Hex | Bytes | Cycles | States | Comn | nents |
| ADD A,r | A←A+r | 1 | 1 | 1 | 1 | 1 | ۷F | 0 | 1 | | 000 | | | 1 | 1 | 4 | r | Reg |
| ADD A,p | $A \leftarrow A + p$ | 1 | 1 | 1 | 1 | 1 | ۷F | 0 | 1 | 11 | 011 | 101 | DD | 2 | 2 | 8 | 000 | В |
| | | | | | | | | | | 10 | 000 | p | | | | | 001 | C |
| ADD A,q | A←A+q | 1 | 1 | 1 | 1 | 1 | ۷F | 0 | 1 | 11 | 111 | 101 | FD | 2 | 2 | 8 | 010 | D |
| | | | | | | | | | | 10 | 000 | q | | | | | 011 | E |
| ADD A,n | $A \leftarrow A + n$ | 1 | 1 | 1 | 1 | 1 | ۷F | 0 | 1 | 11 | 000 | 110 | | 2 | 2 | 7 | 100 | H |
| | | | | | | | | | | | — n | \rightarrow | | | | | 101 | L |
| ADD A,(HL) | $A \leftarrow A + (HL)$ | 1 | 1 | 1 | 1 | 1 | ۷F | 0 | 1 | 10 | 000 | 110 | | 1 | 2 | 7 | 111 | Α |
| ADD A,(IX+d) | $A \leftarrow A + (IX + d)$ | Ì | Ţ | Ť | 1 | Ť | ۷F | 0 | Ì | 11 | 011 | 101 | DD | 3 | 5 | 19 | | |
| | | · | • | • | • | • | | | • | 10 | 000 | 110 | | | | | | |
| | | | | | | | | | | | ⊢ d | \longrightarrow | | | | | р | Reg |
| ADD A, (IY+d) | $A \leftarrow A + (IY + d)$ | 1 | 1 | 1 | 1 | 1. | ۷F | 0 | 1 | 11 | 111 | 101 | FD | 3 | 5 | 19 | 000 | В |
| | | * | • | * | • | * | | | • | 10 | 000 | 110 | | | | | 001 | C |
| | | | | | | | | | | | <u> </u> | \rightarrow | | | | | 010 | D |
| ADC A,s | A←A+s+CF | 1 | 1 | 1 | 1 | 1 | VF | 0 | 1 | | 001 | | | | | | 011 | E |
| SUB s | A←A-s | Ť | Ť | Ť | Ť | Ť | ۷F | 1 | Ť | | 010 | | | | | | 100 | IXh |
| SBC s | A←A-s-CF | Ť | Ť | Ť | Ť | Ť | VF | 1 | Ť | | 011 | | | | | | 101 | IX1 |
| AND s | $A \leftarrow A \land s$ | Ť | Ť | Ť | 1 | Ť | PF | 0 | ŏ | | 100 | | | | | | 111 | |
| OR s | A←A∨s | † | † | Ť | 0 | Ť | PF | 0 | 0 | | 110 | | | | | | | |
| XOR s | A←A●s | Ť | Ť | Ť | 0 | Ť | PF | 0 | 0 | | 101 | | | | | | | |
| CP s | A-s | Ť | Ť | \uparrow^1 | 1 | \uparrow^1 | ۷F | 1 | 1 | | 111 | | | | | | q | Reg |
| INC r | r←r+1 | † | † | 1 | Ť | 1 | VF | 0 | • | 00 | | 100 | | 1 | 1 | 4 | 000 | |
| INC p | p←p+1 | † | † | † | Ť | † | VF | 0 | • | | 011 | | DD | 2 | 2 | 8 | 001 | |
| P | P. P | 4 | 4 | 4 | 4 | 4 | •- | • | | 00 | р | 100 | | - | - | • | 010 | |
| INC q | q←q+1 | 1 | 1 | 1 | 1 | 1 | VF | 0 | | | 111 | | FD | 2 | 2 | 8 | 011 | |
| 1110 q | 4. 4 | 4 | 4 | 4 | 4 | 4 | *1 | • | • | 00 | q | 100 | 1.0 | - | ~ | Ü | | IYh |
| INC (HL) | $(HL) \leftarrow (HL) + 1$ | 1 | 1 | 1 | 1 | 1 | ۷F | 0 | • | | 110 | | | 1 | 3 | 11 | | IYl |
| INC (IX+d) | $(IX+d) \leftarrow (IX+d)+1$ | † | † | † | † | † | VF | - | • | | 011 | | DD | 3 | 6 | 26 | 111 | |
| INO (IX-u) | (IA'd) (IA'd) I | 1 | 4 | + | 1 | \ | V. | U | • | | 110 | | טט | 3 | O | 20 | 111 | л |
| | | | | | | | | | | | - d | | | | | | | |
| INC (IY+d) | $(IY+d) \leftarrow (IY+d)+1$ | 1 | 1 | 1 | 1 | 1 | VF | 0 | | | — u | | FD | 3 | 6 | 26 | | |
| INC (II'd) | (11·u) — (11·u)·1 | 1 | 1 | 1 | 1 | 1 | VI. | U | • | | 110 | | ГD | 3 | U | 20 | | |
| | | | | | | | | | | | 110 — d | | | | | | | |
| DEC m | m←m-1 | 1 | 1 | 1 | 1 | 1 | VF | 1 | • | | — u | → 101 | | | | | | |
| Note: | 1 YF and XF flags | are | ψ - | y nie | d f | - 4 | | | | and | e n | | o ros | ıı1+ Λ-ι | , | | | |
| | s is any of r, p, | | | | | | | | | | | | | | | ted bits | s ren | lace |
| | the 000 in the A | | | | | `_ | , | , | | -/ | | | 1 | | | | P | |
| | m is any of r, p, | | | | | X+d |). | (IY- | +d) | as | show | n for | INC. | Replac | e 100 | with 101 | l in | орсо |

8.5 General-Purpose Arithmetic and CPU Control Group

| | Symbolic | | | | Fla | ags | | | | (| Эрсо | de | | | M | T | |
|------------------------|-----------------------------------|------|-----|--------------|------------------|--------------|------|-----|------|------|------|------|-------|-------|--------|--------|----------------|
| Mnemonic | Operation | SF | ZF | YF | HF | XF | PF | NF | CF | 76 | 543 | 210 | Hex | Bytes | Cycles | States | Comments |
| DAA | | 1 | 1 | 1 | 1 | 1 | PF | • | 1 | 00 | 100 | 111 | 27 | 1 | 1 | 4 | Decimal adjust |
| | | | | | | | | | | | | | | | | | accumulator |
| CPL | $A \longleftarrow \ \overline{A}$ | • | • | 1 | 1 | 1 | • | 1 | • | 00 | 101 | 111 | 2F | 1 | 1 | 4 | Compliment |
| NEG | $A \leftarrow O \rightarrow A$ | 1 | 1 | 1 | 1 | 1 | ۷F | 1 | 1 | 11 | 011 | 101 | ED | 2 | 2 | 8 | Negate |
| | | | | | | | | | | 01 | 000 | 100 | 44 | | | | |
| CCF | $CF \leftarrow \overline{CF}$ | • | • | \uparrow^1 | \updownarrow^2 | \uparrow^1 | • | 0 | 1 | 00 | 111 | 111 | 3F | 1 | 1 | 4 | |
| SCF | $CF \leftarrow 1$ | • | • | \uparrow^1 | 0 | \uparrow^1 | • | 0 | 1 | 00 | 110 | 111 | 37 | 1 | 1 | 4 | |
| NOP | | • | • | • | • | • | • | • | • | 00 | 000 | 000 | 00 | 1 | 1 | 4 | |
| HALT | | • | • | • | • | • | • | • | • | 01 | 110 | 110 | 76 | 1 | 1 | 4 | |
| \mathtt{DI}^3 | IFF1,2←0 | • | • | • | • | • | • | • | • | 11 | 110 | 011 | F3 | 1 | 1 | 4 | |
| \mathtt{EI}^3 | IFF1,2←1 | • | • | • | • | • | • | • | • | 11 | 111 | 011 | FB | 1 | 1 | 4 | |
| ${\tt IM} \ {\tt O}^4$ | | • | • | • | • | • | • | • | • | 11 | 011 | 101 | ED | 2 | 2 | 8 | |
| | | | | | | | | | | 01 | 000 | 110 | 46 | | | | |
| ${	t IM} \ {	t 1}^4$ | | • | • | • | • | • | • | • | • | 11 | 011 | 101 | ED | 2 | 2 | 8 | |
| | | | | | | | | | | 01 | 010 | 110 | 56 | | | | |
| $IM\ 2^4$ | | • | • | • | • | • | • | • | • | 11 | 011 | 101 | ED | 2 | 2 | 8 | |
| | | | | | | | | | | 01 | 011 | 110 | 5E | | | | |
| Note: | ¹ YF and XF | ar | e c | opi | ed : | fro | m re | gi | ster | · A. | | | | | | | |
| | ² HF is lik | ce C | F b | efo | re | the | ins | str | ıcti | on. | | | | | | | |
| | ³ No interr | upt | s a | re | acc | ept | ed o | lir | ect1 | .у а | fter | EI | or DI | | | | |
| | ⁴ This inst | ruc | tio | n h | as (| oth | er ı | ind | cun | ent | ed o | pcod | es. | | | | |

8.6 16-Bit Arithmetic Group

| | Symbolic | | | | Fl | ags | | | | (| рсоо | le | | | M | T | | |
|-----------|--|--------------|--------------|-----------------|--------------------|--------------------|-----------------|-----|--------------------|------|------|-----|-----|-------|--------|--------|-----|-------|
| Mnemonic | Operation | SF | ZF | YF | HF | XF | PF | NF | CF | 76 | 543 | 210 | Hex | Bytes | Cycles | States | Con | ments |
| ADD HL,ss | HL←HL+ss | • | • | \uparrow^2 | \uparrow^2 | \uparrow^2 | • | 0 | \uparrow^1 | 01 | ss1 | 001 | | 1 | 3 | 11 | SS | Reg |
| ADC HL,ss | HL←HL+ss+CF | \uparrow^1 | \uparrow^1 | $\dot{1}^2$ | $\dot{\uparrow}^2$ | $\dot{\uparrow}^2$ | \mathtt{VF}^1 | 0 | $\dot{\uparrow}^1$ | 11 | 011 | 101 | ED | 2 | 4 | 15 | 00 | BC |
| | | • | • | * | * | * | | | * | 01 | ss1 | 010 | | | | | 01 | DE |
| SBC HL,ss | $\mathtt{HL} {\leftarrow} \mathtt{HL} \text{-} \mathtt{ss} \text{-} \mathtt{CF}$ | \uparrow^1 | \uparrow^1 | \uparrow^2 | \uparrow^2 | \uparrow^2 | \mathtt{VF}^1 | 0 | \uparrow^1 | 11 | 011 | 101 | ED | 2 | 4 | 15 | 10 | HL |
| | | * | * | Ψ. | Ψ. | * | | | Ψ. | 01 | ss0 | 010 | | | | | 11 | SP |
| dd.XI ddA | IX←IX+pp | • | • | \uparrow^2 | \uparrow^2 | \uparrow^2 | • | 0 | \uparrow^1 | 11 | 011 | 110 | DD | 2 | 4 | 15 | | |
| 711 | | | | * | Ψ. | * | | | Ψ. | 01 | pp1 | 001 | | | | | рp | Reg |
| ADD IY,qq | IY←IY+qq | • | • | $\hat{\perp}^2$ | \uparrow^2 | \uparrow^2 | • | 0 | \uparrow^1 | 11 | 111 | 110 | FD | 2 | 4 | 15 | 00 | BC |
| , 11 | •• | | | * | Ψ. | * | | | Ψ. | 01 | pp1 | 001 | | | | | 01 | DE |
| INC ss | ss←ss+1 | • | • | • | • | • | • | • | • | | ss0 | | | 1 | 1 | 6 | 10 | IX |
| INC IX | $IX \leftarrow IX + 1$ | • | • | • | • | • | • | • | • | 11 | 011 | 101 | DD | 2 | 2 | 10 | 11 | SP |
| | | | | | | | | | | 00 | 100 | 011 | 23 | | | | | |
| INC IY | $IY \leftarrow IY + 1$ | • | • | • | • | • | • | • | • | 11 | 111 | 101 | FD | 2 | 2 | 10 | qq | Reg |
| | | | | | | | | | | 00 | 100 | 011 | 23 | | | | 00 | BC |
| DEC ss | ss←ss-1 | • | • | • | • | • | • | • | • | 00 | ss1 | 011 | | 1 | 1 | 6 | 01 | DE |
| DEC IX | $IX \leftarrow IX-1$ | • | • | • | • | • | • | • | • | 11 | 011 | 101 | DD | 2 | 2 | 10 | 10 | HL |
| | | | | | | | | | | 00 | 101 | 011 | 2B | | | | 11 | SP |
| DEC IY | $IY \leftarrow IY - 1$ | • | • | • | • | • | • | • | • | 11 | 111 | 101 | FD | 2 | 2 | 10 | | |
| | | | | | | | | | | 00 | 101 | 011 | 2B | | | | | |
| Note: | ¹ Flag is affe | | | | | | | | | | | | | | | | | |
| | ² Flag is affe | cte | d b | y tl | ne l | nigh | ı-byt | e a | .ddi | tior | ı. | | | | | | | |

CHAPTER 8. INSTRUCTION TABLES

8.7 Rotate and Shift Group

| M | Symbolic | C.F. | 717 | VE | Fla | | DE | ME | OF. | | Dpcod | | TT | D+ | M C7 | T | G |
|--------------|---|----------|----------|------------|-----|----------------|----------|----|----------|---------------|--------------------------|-----------------|----------------|-------|---------|--------|----------------------------------|
| Mnemonic | Operation | SF | ۷r | 11 | нг | Хŀ | PF | NF | CF | 76 | 543 | 210 | нех | Bytes | Cycles | States | Comments |
| RLCA | CF ₹ 7←0 ₹ | • | • | \uparrow | 0 | 1 | • | 0 | 1 | 00 | 000 | 111 | 07 | 1 | 1 | 4 | |
| RLA | | • | • | \uparrow | 0 | \updownarrow | • | 0 | 1 | 00 | 010 | 111 | 17 | 1 | 1 | 4 | |
| RRCA | 7←0 CF | • | • | 1 | 0 | 1 | • | 0 | 1 | 00 | 001 | 111 | OF | 1 | 1 | 4 | |
| RRA | → 7←0 → CF | • | • | 1 | 0 | 1 | • | 0 | 1 | 00 | 011 | 111 | 1F | 1 | 1 | 4 | |
| RLC r | CF | 1 | 1 | 1 | 0 | 1 | PF | 0 | 1 | | 001 000 | | СВ | 2 | 2 | 8 | r Reg |
| RLC (HL) | CF 7←0 | 1 | 1 | 1 | 0 | 1 | PF | 0 | 1 | | 001 000 | | СВ | 2 | 4 | 15 | 001 C 010 D |
| RLC (IX+d) | CF 4 7←0 4 | 1 | 1 | 1 | 0 | 1 | PF | 0 | 1 | 11 + | 011 001 – d | 011 → | DD CB | 4 | 6 | 23 | 011 E 100 H 101 L 111 A |
| RLC (IY+d) | CF ₹ 7←0 | 1 | 1 | 1 | 0 | 1 | PF | 0 | 1 | 11 | 111 001 – d | 011 | FD CB | 4 | 6 | 23 | |
| RLC (IX+d),r | r←(IX+d) RLC r (IX+d)←r | 1 | 1 | 1 | 0 | 1 | PF | 0 | 1 | 11 11 | 000 011 001 – d | 101 011 | DD CB | 4 | 6 | 23 | |
| RLC (IY+d),r | $r \leftarrow (IY+d)$ RLC r $(IY+d) \leftarrow r$ | 1 | 1 | 1 | 0 | 1 | PF | 0 | 1 | 11 11 + | 000 111 001 – d | 101 011 → | FD CB | 4 | 6 | 23 | |
| RL m | CF ₹ 7←0 | 1 | 1 | 1 | 0 | 1 | PF | 0 | 1 | | 010 | | | | | | |
| RRC m | 7←0 ► CF | 1 | ↑ | ↑ | 0 | 1 | PF | | 1 | | 001 | | | | | | |
| RR m | 7←0 → CF | ↑ | ↑ | ↑ | 0 | † | PF | | ↑ | | 011 | | | | | | |
| SLA m | CF ← 7←0 ← 0 | ↓) ↑ | ↓ | † | 0 | ↑ | PF | | ↑ | | 100 | | | | | | |
| SLL m | CF ← 7←0 ← | 1 ↑ | ↑ | † | 0 | † | PF | 0 | → | | 110 | | | | | | |
| SRA m | 7-0 → CF | † | * | † | 0 | † | PF | 0 | → | | 101 | | | | | | |
| SLA m RLD | 0 > 7 → 0 > CF | † | † | † | 0 | † | PF PF | 0 | ↓ | 11 | 111 101 | 101 | ED | 2 | 5 | 18 | |
| RRD | | 1 | 1 | 1 | 0 | 1 | PF | 0 | • | 01 11 | 101 101 100 | 111 101 | 6F ED 67 | 2 | 5 | 18 | |

8.8 Bit Set, Reset and Test Group

| | Symbolic | | | | Fla | ags | | | | (| Эрсос | le | | | М | T | | |
|-------------------|--|-------------------------|-----|-------------------------|-----|--------------|-------------------------|-----|------|----------|----------|----------------------------|------|---------|---------|---------|----------|------------|
| Mnemonic | Operation | | ZF | | HF | | | | CF | 76 | 543 | 210 | Hex | Bytes | Cycles | States | Comn | nents |
| BIT b,r | $ZF \leftarrow \overline{r_b}$ | \updownarrow^1 | 1 | \uparrow^1 | 1 | \uparrow^1 | \uparrow^1 | 0 | • | 11 | 001 | 011 | CB | 2 | 2 | 8 | r | Reg |
| | | | | | | | | | | 01 | b | r | | | | | 000 | В |
| BIT b,(HL) | $ZF \leftarrow \overline{(HL)_b}$ | \uparrow^1 | 1 | \uparrow^1 | 1 | \uparrow^1 | \uparrow^1 | 0 | • | 11 | 001 | 011 | CB | 2 | 3 | 12 | 001 | C |
| | | | | | | | | | | 01 | b | 110 | | | | | 010 | D |
| BIT b,(IX+d) 2 | $ZF \leftarrow \overline{(IX + d)_b}$ | \uparrow^1 | 1 | \uparrow^1 | 1 | \uparrow^1 | \uparrow^1 | 0 | • | | 011 | | DD | 4 | 8 | 20 | 011 | |
| | | | | | | | | | | | | 011 | CB | | | | 100 | |
| | | | | | | | | | | | - d | | | | | | 101 | |
| | | | | | | | | | | | b | | | | | | 111 | A |
| BIT b,(IY+d) 2 | $ZF \leftarrow (IY + d)_b$ | \uparrow ¹ | 1 | \uparrow ¹ | 1 | \uparrow^1 | \uparrow ¹ | 0 | • | | 111 | | FD | 4 | 8 | 20 | | |
| | | | | | | | | | | | | 011 | CB | | | | | |
| | | | | | | | | | | | - d | | | | | | | |
| OPP 1 | . 4 | | | | | | | | | | b | | СВ | 0 | 0 | 0 | , | D |
| SET b,r | $r_b \leftarrow 1$ | • | • | • | • | • | • | • | • | 11 | 001 b | r | СВ | 2 | 2 | 8 | b 000 | Bit |
| SET b, (HL) | $(HL)_b \leftarrow 1$ | | | | | | | | | | 001 | | СВ | 2 | 4 | 15 | 000 | |
| 521 5, (112) | (112)B · 1 | - | - | - | - | - | - | - | - | 11 | | 110 | 02 | - | - | | 010 | |
| SET b,(IX+d) | $(IX + d)_b \leftarrow 1$ | • | • | • | • | • | • | • | • | | 011 | | DD | 4 | 8 | 23 | 011 | |
| • • • • • | . ,- | | | | | | | | | 11 | 001 | 011 | CB | | | | 100 | 4 |
| | | | | | | | | | | ← | - d | \rightarrow | | | | | 101 | 5 |
| | | | | | | | | | | 11 | b | 110 | | | | | 110 | 6 |
| SET b,(IY+d) | $(IY + d)_b \leftarrow 1$ | • | • | • | • | • | • | • | • | | 111 | | FD | 4 | 8 | 23 | 111 | 7 |
| | | | | | | | | | | | 001 | | CB | | | | | |
| | | | | | | | | | | | - d | | | | | | | |
| () | / ·> | | | | | | | | | | b | | | | | | | |
| SET b,(IX+d),r | | • | • | • | • | • | • | • | • | | 011 | | DD | 4 | 8 | 23 | | |
| | $r_b \leftarrow 1$ $(IX+d) \leftarrow r$ | | | | | | | | | | - d | 011 | CB | | | | | |
| | (1X+a)←r | | | | | | | | | 11 | | $\stackrel{ ightarrow}{r}$ | | | | | | |
| SET b,(IY+d),r | r_(IV+d) | | | | | | | | | | 111 | | FD | 4 | 8 | 23 | | |
| DLI D, (II.u),I | $r_b \leftarrow 1$ | • | • | • | • | • | • | • | • | | 001 | | CB | - | O | 20 | | |
| | (IY+d)←r | | | | | | | | | | - d | | OD | | | | | |
| | (== =, = | | | | | | | | | | b | | | | | | | |
| RES b,m | $m_b \leftarrow 0$ | • | • | • | • | • | • | • | • | 10 | _ | | | | | | | |
| Note: | 1See section 4 | 1.1 | for | a | com | ple | te d | des | crip | tio | n. | | | | | | | |
| | ² Instruction h | nas | oth | er | und | ocu | men | ted | opc | ode | s. | | | | | | | |
| | m is one of r | | | | | | | | | | | RES i | nstr | uction, | replace | e 11 wi | th 10 |) . |

8.9 Jump Group

| | Symbolic | | | | Fla | ags | | | | Opcode | | | M | T | |
|----------|--|----|----|----|-----|-----|----|----|----|---|-----|-------|--------|--------|----------------|
| Mnemonic | Operation | SF | ZF | YF | | | PF | NF | CF | 76 543 210 | Hex | Bytes | Cycles | States | Comments |
| JP nn | PC←nn | • | • | • | • | • | • | • | • | 11 000 011 | C3 | 3 | 3 | 10 | cc Condition |
| | | | | | | | | | | $\leftarrow \ \mathtt{n} \ \rightarrow$ | | | | | 000 NZ |
| | | | | | | | | | | $\leftarrow \ \mathtt{n} \ \rightarrow$ | | | | | 001 Z |
| JP cc,nn | if cc | • | • | • | • | • | • | • | • | 11 cc 010 | | 3 | 3 | 10 | 010 NC |
| | $\mathtt{PC} {\longleftarrow} \mathtt{nn}$ | | | | | | | | | $\leftarrow \texttt{n} \rightarrow$ | | | | | 011 C |
| | | | | | | | | | | $\leftarrow \ \mathtt{n} \ \rightarrow$ | | | | | 100 PO |
| JR e | PC←PC+e | • | • | • | • | • | • | • | • | 00 011 000 | 18 | 2 | 3 | 12 | 101 PE |
| | | | | | | | | | | \leftarrow e-2 \rightarrow | | | | | 110 P |
| | | | | | | | | | | | | | | | 111 M |
| JR ss,e | if ss | • | • | • | • | • | • | • | • | 00 1ss 000 | | 2 | 3 | 12 | if ss is true |
| | PC←PC+e | | | | | | | | | \leftarrow e-2 \rightarrow | | 2 | 2 | 7 | if ss is false |
| JP (HL) | $PC \leftarrow HL$ | • | • | • | • | • | • | • | • | 11 101 001 | E9 | 1 | 1 | 4 | |
| JP (IX) | $PC \leftarrow IX$ | • | • | • | • | • | • | • | • | 11 011 101 | DD | 2 | 2 | 8 | ss Condition |
| | | | | | | | | | | 11 101 001 | E9 | | | | 11 C |
| JP (IY) | $\mathtt{PC} {\leftarrow} \mathtt{IY}$ | • | • | • | • | • | • | • | • | 11 111 101 | FD | 2 | 2 | 8 | 10 NC |
| | | | | | | | | | | 11 101 001 | E9 | | | | 01 Z |
| | | | | | | | | | | | | | | | 00 NZ |
| DJNZ e | B←B-1 | • | • | • | • | • | • | • | • | 00 010 000 | 10 | 2 | 2 | 10 | if B=0 |
| | if $B\neq 0$ | | | | | | | | | \leftarrow e-2 \rightarrow | | | | | |
| | PC←PC+e | | | | | | | | | | | 2 | 3 | 13 | if B≠0 |

CHAPTER 8. INSTRUCTION TABLES

8.10 Call and Return Group

| | Symbolic | | | | Fla | ags | | | | 0 | lpcod | de | | | M | T | |
|-------------------|--------------------------|----|----|----|-----|-----|----|----|----|-------------|-------|---------------|-----|-------|--------|--------|----------------|
| Mnemonic | Operation | SF | ZF | YF | HF | XF | PF | NF | CF | 76 | 543 | 210 | Hex | Bytes | Cycles | States | Comments |
| CALL nn | (SP-1)←PCh | • | • | • | • | • | • | • | • | 11 | 001 | 101 | CD | 3 | 5 | 17 | |
| | $(SP-2) \leftarrow PC1$ | | | | | | | | | ← | - n | \rightarrow | | | | | |
| | SP←SP-2 | | | | | | | | | ← | - n | \rightarrow | | | | | |
| | $PC\leftarrow nn$ | | | | | | | | | | | | | | | | |
| CALL cc,nn | if cc is true | • | • | • | • | • | • | • | • | 11 | СС | 100 | | 3 | 3 | 10 | if cc is false |
| | $(SP-1) \leftarrow PCh$ | | | | | | | | | ← | - n | \rightarrow | | 3 | 5 | 17 | if cc is true |
| | $(SP-2) \leftarrow PC1$ | | | | | | | | | | - n | \rightarrow | | | | | |
| | SP←SP-2 | | | | | | | | | | | | | | | | |
| | $PC \leftarrow nn$ | | | | | | | | | | | | | | | | |
| RET | $PC1 \leftarrow (SP)$ | • | • | • | • | • | • | • | • | 11 | 001 | 001 | C9 | 1 | 3 | 10 | |
| | $PCh \leftarrow (SP+1)$ | | | | | | | | | | | | | | | | |
| | $SP \leftarrow SP + 2$ | | | | | | | | | | | | | | | | |
| RET cc | if cc is true | • | • | • | • | • | • | • | • | 11 | СС | 000 | | 1 | 1 | 5 | if cc is false |
| | $PC1 \leftarrow (SP)$ | | | | | | | | | | | | | 1 | 5 | 17 | if cc is true |
| | $PCh \leftarrow (SP+1)$ | | | | | | | | | | | | | | | | |
| | SP←SP+2 | | | | | | | | | | | | | | | | |
| \mathtt{RETI}^1 | $PC1 \leftarrow (SP)$ | • | • | • | • | • | • | • | • | 11 | 101 | 101 | ED | 2 | 4 | 14 | cc Condition |
| | $PCh \leftarrow (SP+1)$ | | | | | | | | | 01 | 001 | 101 | 4D | | | | 000 NZ |
| | SP←SP+2 | | | | | | | | | | | | | | | | 001 Z |
| RETN ² | $PC1 \leftarrow (SP)$ | • | • | • | • | • | • | • | • | 11 | 101 | 101 | ED | 2 | 4 | 14 | 010 NC |
| | $PCh \leftarrow (SP+1)$ | | | | | | | | | 01 | 000 | 101 | 45 | | | | 011 C |
| | SP←SP+2 | | | | | | | | | | | | | | | | 100 PO |
| | $IFF1 {\leftarrow} IFF2$ | | | | | | | | | | | | | | | | 101 PE |
| | | | | | | | | | | | | | | | | | 110 P |
| | | | | | | | | | | | | | | | | | 111 M |
| | | | | | | | | | | | | | | | | | |
| RST p | $(SP-1) \leftarrow PCh$ | • | • | • | • | • | • | • | • | 11 | t | 111 | | 1 | 3 | 11 | t p |
| | $(SP-2) \leftarrow PC1$ | | | | | | | | | ← | - n | \rightarrow | | | | | 000 Oh |
| | SP←SP-2 | | | | | | | | | ← | - n | \rightarrow | | | | | 001 8h |
| | PC←p | | | | | | | | | | | | | | | | 010 10h |
| | | | | | | | | | | | | | | | | | 011 18h |
| | | | | | | | | | | | | | | | | | 100 20h |
| | | | | | | | | | | | | | | | | | 101 28h |
| | | | | | | | | | | | | | | | | | 110 30h |
| | | | | | | | | | | | | | | | | | 111 38h |

CHAPTER 8. INSTRUCTION TABLES

8.11 Input and Output Group

| | Symbolic | | | | Fla | ags | | | | (| Эрсо | de | | | М | T | |
|-----------|--------------------------|--------------|--------------------|--------------|------------------|--------------------|-------|----------------|------------------|----------|------|-----------------|----------|--------|---------|--------|----------|
| Mnemonic | Operation | SF | ZF | YF | HF | | PF | NF | CF | 76 | 543 | 210 | Hex | Bytes | Cycles | States | Comments |
| IN A,(n) | A←(n) | • | • | • | • | • | • | • | • | 11 | 011 | 011 | DB | 2 | 3 | 11 | r Reg |
| | | | | | | | | | | ← | - n | \rightarrow | | | | | 000 B |
| IN r,(C) | $r\leftarrow$ (C) | 1 | 1 | 1 | 0 | 1 | PF | 0 | • | | | 101 | ED | 2 | 3 | 12 | 001 C |
| | | | | | | | | | | 01 | | 000 | | | | | 010 D |
| IN F,(n) | ←(C) | 1 | 1 | 1 | 0 | 1 | PF | 0 | • | | | 101 | ED | 2 | 3 | 12 | 011 E |
| | | . 1 | . 1 | . 1 | . 2 | . 1 | | . 2 | . 2 | | | 000 | 70 | | | | 100 H |
| INI | (HL)←(C) | Ţ | ${\updownarrow}^1$ | Ţ | \mathbb{T}_2 | ${\updownarrow}^1$ | Х | Ţź | Ţ | | | 101 | ED | 2 | 4 | 16 | 101 L |
| | HL←HL+1 | | | | | | | | | 10 | 100 | 010 | A2 | | | | 111 A |
| TNITD | B←B-1 | _ | | ^ | \uparrow^3 | ^ | v | +2 | +3 | | 404 | 404 | | 0 | - | 04 | · c P /0 |
| INIR | (HL)←(C) | 0 | 1 | U | 1 | U | Λ | 1 | 1 | | | 101 | ED | 2 | 5 | 21 | if B≠0 |
| | HL←HL+1 B←B-1 | | | | | | | | | 10 | 110 | 010 | B2 | 2 | 4 | 16 | if B=0 |
| | Repeat until | | | | | | | | | | | | | | | | |
| | B=0 | | | | | | | | | | | | | | | | |
| IND | (HL)←(C) | \uparrow 1 | \uparrow^1 | \uparrow^1 | \uparrow^4 | \uparrow^1 | X | \uparrow^2 | 1^4 | 11 | 101 | 101 | ED | 2 | 4 | 16 | |
| 1112 | HL←HL-1 | 4 | 4 | 4 | 4 | 4 | •• | 4 | 4 | | | 010 | AA | - | - | | |
| | B←B-1 | | | | | | | | | | | | | | | | |
| INDR | $(HL) \leftarrow (C)$ | 0 | 1 | 0 | \uparrow^4 | 0 | X | \uparrow^2 | \uparrow^4 | 11 | 101 | 101 | ED | 2 | 5 | 21 | if B≠0 |
| | HL←HL-1 | | | | * | | | * | * | | | 010 | BA | 2 | 4 | 16 | if B=0 |
| | B←B-1 | | | | | | | | | | | | | | | | |
| | Repeat until | | | | | | | | | | | | | | | | |
| | B=0 | | | | | | | | | | | | | | | | |
| OUT (n),A | $(n) \leftarrow A$ | • | • | • | • | • | • | • | • | | | 011 | D3 | 2 | 3 | 11 | |
| (-) | (=) | | | | | | | | | | - n | | | _ | | | |
| OUT (C),r | (C)←r | • | • | • | • | • | • | • | • | 01 | | 101 | ED | 2 | 3 | 12 | |
| OUT (C),0 | (C) -0 | _ | | _ | _ | _ | _ | _ | _ | | | 001 101 | ED | 2 | 3 | 12 | |
| 001 (0),0 | (0)—0 | • | • | • | • | • | • | • | • | | | 001 | 71 | 2 | 3 | 12 | |
| OUTI | $(C) \leftarrow (HL)$ | $\uparrow 1$ | \uparrow^1 | $\uparrow 1$ | \updownarrow^5 | 1^1 | Y | \uparrow^2 | \updownarrow^5 | | | 101 | ED | 2 | 4 | 16 | |
| 5011 | HL←HL+1 | 4 | 4 | 4 | 4 | 4 | 11 | 4 | 4 | | | 011 | A2 | - | • | 10 | |
| | B←B-1 | | | | | | | | | | | | | | | | |
| OTIR | $(C) \leftarrow (HL)$ | 0 | 1 | 0 | \uparrow^5 | 0 | X | \uparrow^2 | \uparrow^5 | 11 | 101 | 101 | ED | 2 | 5 | 21 | if B≠0 |
| | $HL \leftarrow HL + 1$ | | | | • | | | • | * | | | 011 | В3 | 2 | 4 | 16 | if B=0 |
| | B←B-1 | | | | | | | | | | | | | | | | |
| | Repeat until | | | | | | | | | | | | | | | | |
| | B=0 | | | | _ | | | | _ | | | | | | | | |
| OUTD | $(C) \leftarrow (HL)$ | 1 1 | 1 1 | 1 1 | \uparrow | 1 1 | Х | \downarrow^2 | \updownarrow^5 | | | 101 | ED | 2 | 4 | 16 | |
| | HL←HL-1 | | | | | | | | | 10 | 101 | 011 | AA | | | | |
| | B←B-1 | | | | | | | ^2 | 45 | | | | | | | | |
| OTDR | (C) ← (HL) | 0 | 1 | 0 | \downarrow^5 | 0 | X | ŢŹ | \updownarrow^5 | | | 101 | ED | 2 | 5 | 21 | if B≠0 |
| | HL←HL-1 | | | | | | | | | 10 | 111 | 011 | BB | 2 | 4 | 16 | if B=0 |
| | B←B-1 | | | | | | | | | | | | | | | | |
| | Repeat until B=0 | | | | | | | | | | | | | | | | |
| Note: | 1 flag is aft | fac+ | ۵۵ . | hīz | +hc | ros | 21174 | - ^4 | : p. | _P_1 | 1 20 | in ^T | DEC D | | | | |
| | ² NF is a cop | ov o | eu f h | it. | 7 o | re: f +1 | ne t | rar | . ⊅← nsfe | rred | l hv | te. |) Li (D | • | | | |
| | This flag | cont | ain | s t | he (| carı | cv c | of (| (((0 | +1) | AND | 255) | +(C) |), see | section | 4.3. | |
| | 4 This flag | cont | ain | s t | he o | carı | י עי | of (| (((C | -1) | AND | 255) | +(C) |), see | section | 4.3. | |
| | ⁵ This flag | cont | ain | s t | he o | carı | cv c | of (| (L+(| c)), | , se | e sec | tion | 4.3. | | | |

Chapter 9

Instructions Sorted by Opcode

Any instruction marked with * is undocumented.

| 00 | NOP | 2D | DEC L | 5A | LD E,D |
|--------|---------------|--------|---------------|----|-------------|
| 01 n n | LD BC,nn | 2E n | LD L,n | 5B | LD E,E |
| 02 | LD (BC),A | 2F | CPL | 5C | LD E,H |
| 03 | INC BC | 30 е | JR NC, (PC+e) | 5D | LD E,L |
| 04 | INC B | 31 n n | LD SP,nn | 5E | LD E,(HL) |
| 05 | DEC B | 32 n n | LD (nn),A | 5F | LD E,A |
| 06 n | LD B,n | 33 | INC SP | 60 | LD H,B |
| 07 | RLCA | 34 | INC (HL) | 61 | LD H,C |
| 08 | EX AF, AF' | 35 | DEC (HL) | 62 | LD H,D |
| 09 | ADD HL,BC | 36 n | LD (HL),n | 63 | LD H,E |
| OA | LD A, (BC) | 37 | SCF | 64 | LD H,H |
| OB | DEC BC | 38 e | JR C,(PC+e) | 65 | LD H,L |
| OC | INC C | 39 | ADD HL,SP | 66 | LD H, (HL) |
| OD | DEC C | 3A n n | LD A, (nn) | 67 | LD H,A |
| OE n | LD C,n | 3B | DEC SP | 68 | LD L,B |
| OF | RRCA | 3C | INC A | 69 | LD L,C |
| 10 e | DJNZ (PC+e) | 3D | DEC A | 6A | LD L,D |
| 11 n n | LD DE,nn | 3E n | LD A,n | 6B | LD L,E |
| 12 | LD (DE),A | 3F | CCF | 6C | LD L,H |
| 13 | INC DE | 40 | LD B,B | 6D | LD L,L |
| 14 | INC D | 41 | LD B,C | 6E | LD L,(HL) |
| 15 | DEC D | 42 | LD B,D | 6F | LD L,A |
| 16 n | LD D,n | 43 | LD B,E | 70 | LD (HL),B |
| 17 | RLA | 44 | LD B,H | 71 | LD (HL),C |
| 18 e | JR (PC+e) | 45 | LD B,L | 72 | LD (HL),D |
| 19 | ADD HL, DE | 46 | LD B, (HL) | 73 | LD (HL),E |
| 1A | LD A, (DE) | 47 | LD B,A | 74 | LD (HL),H |
| 1B | DEC DE | 48 | LD C,B | 75 | LD (HL),L |
| 1C | INC E | 49 | LD C,C | 76 | HALT |
| 1D | DEC E | 4A | LD C,D | 77 | LD (HL),A |
| 1E n | LD E,n | 4B | LD C,E | 78 | LD A,B |
| 1F | RRA | 4C | LD C,H | 79 | LD A,C |
| 20 e | JR NZ, (PC+e) | 4D | LD C,L | 7A | LD A,D |
| 21 n n | LD HL,nn | 4E | LD C, (HL) | 7B | LD A,E |
| 22 n n | LD (nn),HL | 4F | LD C,A | 7C | LD A,H |
| 23 | INC HL | 50 | LD D,B | 7D | LD A,L |
| 24 | INC H | 51 | LD D,C | 7E | LD A, (HL) |
| 25 | DEC H | 52 | LD D,D | 7F | LD A,A |
| 26 n | LD H,n | 53 | LD D,E | 80 | ADD A,B |
| 27 | DAA | 54 | LD D,H | 81 | ADD A,C |
| 28 e | JR Z,(PC+e) | 55 | LD D,L | 82 | ADD A,D |
| 29 | ADD HL, HL | 56 | LD D, (HL) | 83 | ADD A,E |
| 2A n n | LD HL, (nn) | 57 | LD D,A | 84 | ADD A,H |
| 2B | DEC HL | 58 | LD E,B | 85 | ADD A,L |
| 2C | INC L | 59 | LD E,C | 86 | ADD A, (HL) |

| 87 | ADD A,A | CB06 | RLC (HL) | CB50 | BIT 2,B |
|------------|--------------------|--------------|--------------------|--------------|-----------------------|
| 88 | ADC A,B | CB07 | RLC A | CB51 | BIT 2,C |
| 89 | ADC A,C | CB08 | RRC B | CB52 | BIT 2,D |
| 8A | ADC A,D | CB09 | RRC C | CB53 | BIT 2,E |
| 8B | ADC A,E | CBOA | RRC D | CB54 | BIT 2,H |
| 8C | ADC A,H ADC A,L | CB0B | RRC E | CB55 | BIT 2,L |
| 8D 8E | ADC A,L | CBOC CBOD | RRC H RRC L | CB56 CB57 | BIT 2,(HL) BIT 2,A |
| 8F | ADC A, (IL) | CBOE | RRC (HL) | CB58 | BIT 3,B |
| 90 | SUB B | CBOF | RRC A | CB59 | BIT 3,C |
| 91 | SUB C | CB10 | RL B | CB5A | BIT 3,D |
| 92 | SUB D | CB11 | RL C | CB5B | BIT 3,E |
| 93 | SUB E | CB12 | RL D | CB5C | BIT 3,H |
| 94 | SUB H | CB13 | RL E | CB5D | BIT 3,L |
| 95 96 | SUB L SUB (HL) | CB14 CB15 | RL H RL L | CB5E CB5F | BIT 3,(HL) BIT 3,A |
| 97 | SUB A | CB15 | RL (HL) | CB60 | BIT 4,B |
| 98 | SBC A,B | CB17 | RL A | CB61 | BIT 4,C |
| 99 | SBC A,C | CB18 | RR B | CB62 | BIT 4,D |
| 9A | SBC A,D | CB19 | RR C | CB63 | BIT 4,E |
| 9B | SBC A,E | CB1A | RR D | CB64 | BIT 4,H |
| 9C | SBC A,H | CB1B | RR E | CB65 | BIT 4,L |
| 9D | SBC A,L | CB1C | RR H | CB66 | BIT 4,(HL) |
| 9E | SBC A,(HL) | CB1D | RR L | CB67 | BIT 4,A |
| 9F A0 | SBC A,A AND B | CB1E CB1F | RR (HL) RR A | CB68 CB69 | BIT 5,B BIT 5,C |
| A1 | AND C | CB20 | SLA B | CB6A | BIT 5,D |
| A2 | AND D | CB21 | SLA C | CB6B | BIT 5,E |
| A3 | AND E | CB22 | SLA D | CB6C | BIT 5,H |
| A4 | AND H | CB23 | SLA E | CB6D | BIT 5,L |
| A 5 | AND L | CB24 | SLA H | CB6E | BIT 5,(HL) |
| A6 | AND (HL) | CB25 | SLA L | CB6F | BIT 5,A |
| A7 | AND A | CB26 | SLA (HL) | CB70 | BIT 6,B |
| A8 | XOR B | CB27 | SLA A | CB71 | BIT 6,C |
| A9 | XOR C | CB28 | SRA B | CB72 | BIT 6,D |
| AA AB | XOR D XOR E | CB29 CB2A | SRA C SRA D | CB73 CB74 | BIT 6,E BIT 6,H |
| AC | XOR H | CB2B | SRA E | CB74 | BIT 6,L |
| AD | XOR L | CB2C | SRA H | CB76 | BIT 6,(HL) |
| AE | XOR (HL) | CB2D | SRA L | CB77 | BIT 6,A |
| AF | XOR A | CB2E | SRA (HL) | CB78 | BIT 7,B |
| BO | OR B | CB2F | SRA A | CB79 | BIT 7,C |
| B1 | OR C | CB30 | SLL B* | CB7A | BIT 7,D |
| B2 | OR D | CB31 | SLL C* | CB7B | BIT 7,E |
| B3 | OR E | CB32 | SLL D* | CB7C | BIT 7,H |
| B4 B5 | OR H OR L | CB33 CB34 | SLL E* SLL H* | CB7D CB7E | BIT 7,L BIT 7,(HL) |
| B6 | OR (HL) | CB34 | SLL L* | CB7E | BIT 7, (ILL) |
| В7 | OR A | CB36 | SLL (HL)* | CB80 | RES 0,B |
| B8 | CP B | CB37 | SLL A* | CB81 | RES 0,C |
| B9 | CP C | CB38 | SRL B | CB82 | RES 0,D |
| BA | CP D | CB39 | SRL C | CB83 | RES 0,E |
| BB | CP E | CB3A | SRL D | CB84 | RES 0,H |
| BC | CP H CP L | CB3B | SRL E | CB85 | RES O,L |
| BD BE | | CB3C CB3D | SRL H SRL L | CB86 CB87 | RES O,(HL) |
| BF | CP (HL) CP A | CB3E | SRL (HL) | CB88 | RES 0,A RES 1,B |
| CO | RET NZ | CB3F | SRL A | CB89 | RES 1,C |
| C1 | POP BC | CB40 | BIT 0,B | CB8A | RES 1,D |
| C2 n n | JP NZ,(nn) | CB41 | BIT O,C | CB8B | RES 1,E |
| C3 n n | JP (nn) | CB42 | BIT 0,D | CB8C | RES 1,H |
| C4 n n | CALL NZ,(nn) | CB43 | BIT 0,E | CB8D | RES 1,L |
| C5 | PUSH BC | CB44 | BIT O,H | CB8E | RES 1,(HL) |
| C6 n | ADD A,n | CB45 | BIT O,L | CB8F | RES 1,A |
| C7 C8 | RST OH | CB46 | BIT O,(HL) | CB90 | RES 2,B RES 2,C |
| C8 | RET Z RET | CB47 CB48 | BIT 0,A BIT 1,B | CB91 CB92 | RES 2,0 |
| CAnn | JP Z,(nn) | CB49 | BIT 1,C | CB92 | RES 2,E |
| CB00 | RLC B | CB4A | BIT 1,D | CB94 | RES 2,H |
| CB01 | RLC C | CB4B | BIT 1,E | CB95 | RES 2,L |
| CB02 | RLC D | CB4C | BIT 1,H | CB96 | RES 2,(HL) |
| CB03 | RLC E | CB4D | BIT 1,L | CB97 | RES 2,A |
| CB04 | RLC H | CB4E | BIT 1,(HL) | CB98 | RES 3,B |
| CB05 | RLC L | CB4F | BIT 1,A | CB99 | RES 3,C |
| | | | | | |

| CB9A | | | | | |
|---|--|--|---|--|--|
| | RES 3,D | CBE4 | SET 4,H | DD5E d | LD E,(IX+d) |
| CB9B | RES 3,E | CBE5 | SET 4,L | DD60 | LD IXh,B* |
| CB9C | RES 3,H | CBE6 | SET 4,(HL) | DD61 | LD IXh,C* |
| | | | | | |
| CB9D | RES 3,L | CBE7 | SET 4,A | DD62 | LD IXh,D* |
| CB9E | RES 3,(HL) | CBE8 | SET 5,B | DD63 | LD IXh,E* |
| CB9F | RES 3,A | CBE9 | SET 5,C | DD64 | LD IXh, IXh* |
| CBAO | RES 4,B | CBEA | SET 5,D | DD65 | LD IXh, IX1* |
| CBA1 | RES 4,C | CBEB | SET 5,E | DD66 d | LD H,(IX+d) |
| | | | • | | |
| CBA2 | RES 4,D | CBEC | SET 5,H | DD67 | LD IXh,A* |
| CBA3 | RES 4,E | CBED | SET 5,L | DD68 | LD IX1,B* |
| CBA4 | RES 4,H | CBEE | SET 5,(HL) | DD69 | LD IX1,C* |
| CBA5 | RES 4,L | CBEF | SET 5,A | DD6A | LD IX1,D* |
| CBA6 | RES 4,(HL) | CBFO | SET 6,B | DD6B | LD IX1,E* |
| | * * * * | | | | |
| CBA7 | RES 4,A | CBF1 | SET 6,C | DD6C | LD IX1,IXh* |
| CBA8 | RES 5,B | CBF2 | SET 6,D | DD6D | LD IX1,IX1* |
| CBA9 | RES 5,C | CBF3 | SET 6,E | DD6E d | LD L,(IX+d) |
| CBAA | RES 5,D | CBF4 | SET 6,H | DD6F | LD IX1,A* |
| CBAB | RES 5,E | CBF5 | SET 6,L | DD70 d | LD (IX+d),B |
| | | | | | |
| CBAC | RES 5,H | CBF6 | SET 6,(HL) | DD71 d | LD (IX+d),C |
| CBAD | RES 5,L | CBF7 | SET 6,A | DD72 d | LD (IX+d),D |
| CBAE | RES 5,(HL) | CBF8 | SET 7,B | DD73 d | LD (IX+d),E |
| CBAF | RES 5,A | CBF9 | SET 7,C | DD74 d | LD (IX+d),H |
| CBB0 | RES 6,B | CBFA | SET 7,D | DD75 d | LD (IX+d),L |
| | | | | | |
| CBB1 | RES 6,C | CBFB | SET 7,E | DD77 d | LD (IX+d),A |
| CBB2 | RES 6,D | CBFC | SET 7,H | DD7C | LD A,IXh* |
| CBB3 | RES 6,E | CBFD | SET 7,L | DD7D | LD A, IX1* |
| CBB4 | RES 6,H | CBFE | SET 7,(HL) | DD7E d | LD A, (IX+d) |
| | RES 6,L | | | | |
| CBB5 | • | CBFF | SET 7,A | DD84 | ADD A,IXh* |
| CBB6 | RES 6,(HL) | CC n n | CALL Z,(nn) | DD85 | ADD A,IX1* |
| CBB7 | RES 6,A | CD n n | CALL (nn) | DD86 d | ADD A, $(IX+d)$ |
| CBB8 | RES 7,B | CE n | ADC A,n | DD8C | ADC A, IXh* |
| CBB9 | RES 7,C | CF | RST 8H | DD8D | ADC A,IX1* |
| CBBA | RES 7,D | DO | RET NC | DD8E d | ADC A, (IX+d) |
| | | | | | |
| CBBB | RES 7,E | D1 | POP DE | DD94 | SUB IXh* |
| CBBC | RES 7,H | D2 n n | JP NC,(nn) | DD95 | SUB IX1* |
| CBBD | RES 7,L | D3 n | OUT (n),A | DD96 d | SUB (IX+d) |
| CBBE | RES 7,(HL) | D4 n n | CALL NC, (nn) | DD9C | SBC A, IXh* |
| CBBF | RES 7,A | D5 | PUSH DE | DD9D | SBC A,IX1* |
| | | | | | |
| CBC0 | SET 0,B | D6 n | SUB n | DD9E d | SBC A,(IX+d) |
| | | | RST 10H | DDA4 | AND IXh* |
| CBC1 | SET 0,C | D7 | | | |
| CBC1 CBC2 | SET 0,C SET 0,D | D8 | RET C | DDA5 | AND IX1* |
| CBC2 | SET 0,D | | | DDA5 | AND IX1* |
| CBC2 CBC3 | SET 0,D SET 0,E | D8 D9 | RET C EXX | DDA5 DDA6 d | AND IX1* AND (IX+d) |
| CBC2 CBC3 CBC4 | SET O,D SET O,E SET O,H | D8 D9 DA n n | RET C EXX JP C,(nn) | DDA5 DDA6 d DDAC | AND IX1* AND (IX+d) XOR IXh* |
| CBC2 CBC3 CBC4 CBC5 | SET 0,D SET 0,E SET 0,H SET 0,L | D8 D9 DA n n DB n | RET C EXX JP C,(nn) IN A,(n) | DDA5 DDA6 d DDAC DDAD | AND IX1* AND (IX+d) XOR IXh* XOR IX1* |
| CBC2 CBC3 CBC4 CBC5 CBC6 | SET 0,D SET 0,E SET 0,H SET 0,L SET 0,(HL) | D8 D9 DA n n DB n DC n n | RET C EXX JP C,(nn) IN A,(n) CALL C,(nn) | DDA5 DDA6 d DDAC DDAD DDAE d | AND IX1* AND (IX+d) XOR IXh* XOR IX1* XOR (IX+d) |
| CBC2 CBC3 CBC4 CBC5 | SET 0,D SET 0,E SET 0,H SET 0,L | D8 D9 DA n n DB n | RET C EXX JP C,(nn) IN A,(n) | DDA5 DDA6 d DDAC DDAD | AND IX1* AND (IX+d) XOR IXh* XOR IX1* |
| CBC2 CBC3 CBC4 CBC5 CBC6 | SET 0,D SET 0,E SET 0,H SET 0,L SET 0,(HL) SET 0,A | D8 D9 DA n n DB n DC n n | RET C EXX JP C,(nn) IN A,(n) CALL C,(nn) | DDA5 DDA6 d DDAC DDAD DDAE d | AND IX1* AND (IX+d) XOR IXh* XOR IX1* XOR (IX+d) |
| CBC2 CBC3 CBC4 CBC5 CBC6 CBC7 CBC8 | SET 0,D SET 0,E SET 0,H SET 0,L SET 0,(HL) SET 0,A SET 1,B | D8 D9 DA n n DB n DC n n DD09 DD19 | RET C EXX JP C,(nn) IN A,(n) CALL C,(nn) ADD IX,BC ADD IX,DE | DDA5 DDA6 d DDAC DDAD DDAE d DDB4 DDB5 | AND IX1* AND (IX+d) XOR IXh* XOR IX1* XOR (IX+d) OR IXh* OR IX1* |
| CBC2 CBC3 CBC4 CBC5 CBC6 CBC7 CBC8 CBC9 | SET 0,D SET 0,E SET 0,H SET 0,L SET 0,(HL) SET 0,A SET 1,B SET 1,C | D8 D9 DA n n DB n DC n n DD09 DD19 DD21 n n | RET C EXX JP C,(nn) IN A,(n) CALL C,(nn) ADD IX,BC ADD IX,DE LD IX,nn | DDA5 DDA6 d DDAC DDAD DDAE d DDB4 DDB5 DDB6 d | AND IX1* AND (IX+d) XOR IXh* XOR IX1* XOR (IX+d) OR IXh* OR IX1* OR (IX+d) |
| CBC2 CBC3 CBC4 CBC5 CBC6 CBC7 CBC8 CBC9 CBCA | SET 0,D SET 0,E SET 0,H SET 0,L SET 0,(HL) SET 0,A SET 1,B SET 1,C SET 1,D | D8 D9 DA n n DB n DC n n DD09 DD19 DD21 n n DD22 n n | RET C EXX JP C,(nn) IN A,(n) CALL C,(nn) ADD IX,BC ADD IX,DE LD IX,nn LD (nn),IX | DDA5 DDA6 d DDAC DDAD DDAE d DDB4 DDB5 DDB6 d DDBC | AND IX1* AND (IX+d) XOR IXh* XOR IX1* XOR (IX+d) OR IXh* OR IX1* OR (IX+d) CP IXh* |
| CBC2 CBC3 CBC4 CBC5 CBC6 CBC7 CBC8 CBC9 CBCA CBCB | SET 0,D SET 0,E SET 0,H SET 0,L SET 0,A SET 1,B SET 1,C SET 1,D SET 1,D | D8 D9 DA n n DB n DC n n DD09 DD19 DD21 n n DD22 n n DD23 | RET C EXX JP C,(nn) IN A,(n) CALL C,(nn) ADD IX,BC ADD IX,DE LD IX,nn LD (nn),IX INC IX | DDA5 DDA6 d DDAC DDAD DDAE d DDB4 DDB5 DDB6 d DDBC DDBD | AND IX1* AND (IX+d) XOR IXh* XOR IX1* XOR (IX+d) OR IXh* OR IX1* OR (IX+d) CP IXh* CP IX1* |
| CBC2 CBC3 CBC4 CBC5 CBC6 CBC7 CBC8 CBC9 CBCA | SET 0,D SET 0,E SET 0,H SET 0,L SET 0,(HL) SET 0,A SET 1,B SET 1,C SET 1,D | D8 D9 DA n n DB n DC n n DD09 DD19 DD21 n n DD22 n n | RET C EXX JP C,(nn) IN A,(n) CALL C,(nn) ADD IX,BC ADD IX,DE LD IX,nn LD (nn),IX | DDA5 DDA6 d DDAC DDAD DDAE d DDB4 DDB5 DDB6 d DDBC | AND IX1* AND (IX+d) XOR IXh* XOR IX1* XOR (IX+d) OR IXh* OR IX1* OR IX1* CP IXh* CP IXh* CP (IX+d) |
| CBC2 CBC3 CBC4 CBC5 CBC6 CBC7 CBC8 CBC9 CBCA CBCB | SET 0,D SET 0,E SET 0,H SET 0,L SET 0,A SET 1,B SET 1,C SET 1,D SET 1,D | D8 D9 DA n n DB n DC n n DD09 DD19 DD21 n n DD22 n n DD23 | RET C EXX JP C,(nn) IN A,(n) CALL C,(nn) ADD IX,BC ADD IX,DE LD IX,nn LD (nn),IX INC IX | DDA5 DDA6 d DDAC DDAD DDAE d DDB4 DDB5 DDB6 d DDBC DDBD | AND IX1* AND (IX+d) XOR IXh* XOR IX1* XOR (IX+d) OR IXh* OR IX1* OR (IX+d) CP IXh* CP IX1* |
| CBC2 CBC3 CBC4 CBC5 CBC6 CBC7 CBC8 CBC9 CBCA CBCB CBCB | SET 0,D SET 0,E SET 0,H SET 0,L SET 0,(HL) SET 0,A SET 1,B SET 1,C SET 1,D SET 1,D SET 1,E SET 1,E | D8 D9 DA n n DB n DC n n DD09 DD19 DD21 n n DD22 n n DD23 DD24 | RET C EXX JP C,(nn) IN A,(n) CALL C,(nn) ADD IX,BC ADD IX,DE LD IX,nn LD (nn),IX INC IX INC IX | DDA5 DDA6 d DDAC DDAD DDAE d DDB4 DDB5 DDB6 d DDBC DDBD DDBD | AND IX1* AND (IX+d) XOR IXh* XOR IX1* XOR (IX+d) OR IXh* OR IX1* OR IX1* CP IXh* CP IXh* CP (IX+d) |
| CBC2 CBC3 CBC4 CBC5 CBC6 CBC7 CBC8 CBC9 CBCA CBCB CBCC CBCD CBCD | SET 0,D SET 0,E SET 0,H SET 0,L SET 0,(HL) SET 0,A SET 1,B SET 1,C SET 1,D SET 1,L SET 1,L SET 1,L SET 1,L | D8 D9 DA n n DB n DC n n DD09 DD19 DD21 n n DD22 n n DD23 DD24 DD25 DD26 n | RET C EXX JP C,(nn) IN A,(n) CALL C,(nn) ADD IX,BC ADD IX,DE LD IX,nn LD (nn),IX INC IX INC IXh* DEC IXh* LD IXh,n* | DDA5 DDA6 d DDAC DDAD DDAE d DDB5 DDB6 d DDBC DDBD DDBB d DDCB d 00 DDCB d 01 | AND IX1* AND (IX+d) XOR IXh* XOR IX1* XOR (IX+d) OR IXh* OR IX1* CP IXh* CP IXh* CP (IX+d) RLC (IX+d),B* RLC (IX+d),C* |
| CBC2 CBC3 CBC4 CBC5 CBC6 CBC7 CBC8 CBC9 CBCA CBCB CBCC CBCC CBCC CBCC | SET 0,D SET 0,E SET 0,E SET 0,H SET 0,L SET 0,A SET 1,B SET 1,C SET 1,D SET 1,L SET 1,E SET 1,L SET 1,L SET 1,L SET 1,L SET 1,L | D8 D9 DA n n DB n DC n n DD09 DD19 DD21 n n DD22 n n DD23 DD24 DD25 DD26 n DD29 | RET C EXX JP C,(nn) IN A,(n) CALL C,(nn) ADD IX,BC ADD IX,DE LD IX,nn LD (nn),IX INC IX INC IX+ DEC IXh* LD IXh,n* ADD IX,IX | DDA5 DDA6 d DDAC DDAC DDAB d DDB5 DDB6 d DDBC DDBD DDBB d DDBC DDBD DDBB d DDCB d | AND IX1* AND (IX+d) XOR IXh* XOR (IX+d) OR IXh* OR IXh* OR (IX+d) CP IXh* CP IXh* CP IX1* CP (IX+d) RLC (IX+d),B* RLC (IX+d),C* RLC (IX+d),D* |
| CBC2 CBC3 CBC4 CBC5 CBC6 CBC7 CBC8 CBC9 CBCA CBCB CBCC CBCD CBCC CBCD CBCD CBCD | SET 0,D SET 0,E SET 0,H SET 0,L SET 0,(HL) SET 0,A SET 1,B SET 1,C SET 1,C SET 1,L SET 1,A SET 2,B | D8 D9 DA n n DB n DC n n DD09 DD19 DD21 n n DD22 n n DD23 DD24 DD25 DD26 n DD29 DD2A n n | RET C EXX JP C, (nn) IN A, (n) CALL C, (nn) ADD IX, BC ADD IX, DE LD IX, nn LD (nn), IX INC IX INC IX+ DEC IXh* LD IXh, n* ADD IX, IX LD IX, (nn) | DDA5 DDA6 d DDAC DDAC DDAB d DDB4 DDB5 DDB6 d DDBC DDBD DDBE d DDCB d 00 DDCB d 00 DDCB d 02 DDCB d 02 DDCB d 03 | AND IX1* AND (IX+d) XOR IXh* XOR IX1* XOR (IX+d) OR IXh* OR IX1* OR IX1* OR IX1* OR (IX+d) CP IXh* CP IX1* CP (IX+d) RLC (IX+d),B* RLC (IX+d),D* RLC (IX+d),D* RLC (IX+d),F* |
| CBC2 CBC3 CBC4 CBC5 CBC6 CBC7 CBC8 CBC9 CBCA CBCB CBCC CBCD CBCC CBCD CBCE CBCD CBCD | SET 0,D SET 0,E SET 0,H SET 0,L SET 0,(HL) SET 0,A SET 1,B SET 1,C SET 1,D SET 1,E SET 1,L SET 1,L SET 1,L SET 1,L SET 1,L SET 1,L SET 2,B SET 2,C | D8 D9 DA n n DB n DC n n DD09 DD19 DD21 n n DD22 n n DD23 DD24 DD25 DD26 n DD29 DD2A n n DD2B | RET C EXX JP C, (nn) IN A, (n) CALL C, (nn) ADD IX, BC ADD IX, DE LD IX, nn LD (nn), IX INC IX INC IX LD IXh* DEC IXh* LD IXh, n* ADD IX, IX LD IX, (nn) DEC IX | DDA5 DDA6 d DDAC DDAD DDAB d DDB5 DDB6 d DDBC DDBB d DDCB d 00 DDCB d 01 DDCB d 03 DDCB d 03 DDCB d 04 | AND IX1* AND (IX+d) XOR IXh* XOR IX1* XOR (IX+d) OR IXh* OR IX1* OR IX1* CP IX1* CP IX1* CP (IX+d) RLC (IX+d), B* RLC (IX+d), C* RLC (IX+d), D* RLC (IX+d), F* RLC (IX+d), F* RLC (IX+d), F* RLC (IX+d), F* |
| CBC2 CBC3 CBC4 CBC5 CBC6 CBC7 CBC8 CBC9 CBCA CBCB CBCC CBCD CBCC CBCD CBCD CBCD | SET 0,D SET 0,E SET 0,H SET 0,L SET 0,(HL) SET 0,A SET 1,B SET 1,C SET 1,C SET 1,L SET 1,A SET 2,B | D8 D9 DA n n DB n DC n n DD09 DD19 DD21 n n DD22 n n DD23 DD24 DD25 DD26 n DD29 DD2A n n | RET C EXX JP C, (nn) IN A, (n) CALL C, (nn) ADD IX, BC ADD IX, DE LD IX, nn LD (nn), IX INC IX INC IX+ DEC IXh* LD IXh, n* ADD IX, IX LD IX, (nn) | DDA5 DDA6 d DDAC DDAC DDAB d DDB4 DDB5 DDB6 d DDBC DDBD DDBE d DDCB d 00 DDCB d 00 DDCB d 02 DDCB d 02 DDCB d 03 | AND IX1* AND (IX+d) XOR IXh* XOR IX1* XOR (IX+d) OR IXh* OR IX1* OR IX1* OR IX1* OR (IX+d) CP IXh* CP IX1* CP (IX+d) RLC (IX+d),B* RLC (IX+d),D* RLC (IX+d),D* RLC (IX+d),F* |
| CBC2 CBC3 CBC4 CBC5 CBC6 CBC7 CBC8 CBC9 CBCA CBCB CBCC CBCD CBCC CBCD CBCE CBCD CBCD | SET 0,D SET 0,E SET 0,H SET 0,L SET 0,(HL) SET 0,A SET 1,B SET 1,C SET 1,D SET 1,E SET 1,L SET 1,L SET 1,L SET 1,L SET 1,L SET 1,L SET 2,B SET 2,C | D8 D9 DA n n DB n DC n n DD09 DD19 DD21 n n DD22 n n DD23 DD24 DD25 DD26 n DD29 DD2A n n DD2B | RET C EXX JP C, (nn) IN A, (n) CALL C, (nn) ADD IX, BC ADD IX, DE LD IX, nn LD (nn), IX INC IX INC IX LD IXh* DEC IXh* LD IXh, n* ADD IX, IX LD IX, (nn) DEC IX | DDA5 DDA6 d DDAC DDAD DDAB d DDB5 DDB6 d DDBC DDBB d DDCB d 00 DDCB d 01 DDCB d 03 DDCB d 03 DDCB d 04 | AND IX1* AND (IX+d) XOR IXh* XOR IX1* XOR (IX+d) OR IXh* OR IX1* OR IX1* CP IX1* CP IX1* CP (IX+d) RLC (IX+d), B* RLC (IX+d), C* RLC (IX+d), D* RLC (IX+d), F* RLC (IX+d), F* RLC (IX+d), F* RLC (IX+d), F* |
| CBC2 CBC3 CBC4 CBC5 CBC6 CBC7 CBC8 CBC9 CBCA CBCB CBCC CBCC CBCD CBCC CBCD CBCD | SET 0,D SET 0,E SET 0,E SET 0,H SET 0,L SET 0,A SET 1,B SET 1,C SET 1,D SET 1,E SET 1,L SET 1,L SET 1,L SET 1,L SET 1,A SET 2,B SET 2,C SET 2,D SET 2,E | D8 D9 DA n n DB n DC n n DD09 DD19 DD21 n n DD22 n n DD23 DD24 DD25 DD26 n DD29 DD2A n n DD2B DD2C DD2D | RET C EXX JP C,(nn) IN A,(n) CALL C,(nn) ADD IX,BC ADD IX,DE LD IX,nn LD (nn),IX INC IX INC IX INC IX+ DEC IXh* ADD IX,IX LD IX,(nn) DEC IX INC IX1* DEC IX1* DEC IX1* | DDA5 DDA6 d DDAC DDAC DDAB4 DDB5 DDB6 d DDBC DDBD DDBE d DDCB d 00 DDCB d 03 DDCB d 03 DDCB d 05 DDCB d 05 DDCB d 05 DDCB d 06 | AND IX1* AND (IX+d) XOR IXh* XOR IX1* XOR (IX+d) OR IXh* OR (IX+d) CP IXh* CP IX1* CP (IX+d) RLC (IX+d),B* RLC (IX+d),C* RLC (IX+d),E* RLC (IX+d),E* RLC (IX+d),E* RLC (IX+d),E* RLC (IX+d),E* RLC (IX+d),E* RLC (IX+d),L* RLC (IX+d),L* |
| CBC2 CBC3 CBC4 CBC5 CBC6 CBC7 CBC8 CBC9 CBCA CBCB CBCC CBCD CBCC CBCD CBCD CBCD | SET 0,D SET 0,E SET 0,E SET 0,H SET 0,L SET 0,A SET 1,B SET 1,C SET 1,D SET 1,E SET 1,L SET 1,H SET 1,L SET 1,L SET 1,A SET 2,B SET 2,C SET 2,D SET 2,E SET 2,H | D8 D9 DA n n DB n DC n n DD09 DD19 DD21 n n DD22 n n DD23 DD24 DD25 DD26 n DD29 DD2A n n DD2B DD2C DD2C DD2D | RET C EXX JP C, (nn) IN A, (n) CALL C, (nn) ADD IX, BC ADD IX, DE LD IX, nn LD (nn), IX INC IX INC IX INC IX+ DEC IXh* LD IXh, n* ADD IX, IX LD IX, (nn) DEC IX INC IX1* LD IX, (nn) DEC IX1* LD IX1, n* | DDA5 DDA6 d DDAC DDAC DDAB4 DDB5 DDB6 d DDBC DDBD DDBB d DDCB d 01 DDCB d 02 DDCB d 03 DDCB d 04 DDCB d 04 DDCB d 04 DDCB d 05 DDCB d 06 DDCB d 07 | AND IX1* AND (IX+d) XOR IXh* XOR (IX+d) OR IXh* OR IXh* OR IX1* CP IXh* CP IXh* CP IX+d) RLC (IX+d),B* RLC (IX+d),C* RLC (IX+d),C* RLC (IX+d),H* RLC (IX+d),H* RLC (IX+d),L* RLC (IX+d),L* RLC (IX+d),L* RLC (IX+d),L* RLC (IX+d),R* |
| CBC2 CBC3 CBC4 CBC5 CBC6 CBC7 CBC8 CBC9 CBCA CBCB CBCC CBCD CBCD CBCD CBCD CBD1 CBD2 CBD3 CBD4 CBD5 | SET 0,D SET 0,E SET 0,E SET 0,H SET 0,L SET 0,A SET 1,B SET 1,C SET 1,D SET 1,E SET 1,L SET 1,L SET 1,L SET 1,L SET 1,L SET 2,B SET 2,C SET 2,D SET 2,E SET 2,B SET 2,C | D8 D9 DA n n DB n DC n n DD09 DD19 DD21 n n DD22 n n DD24 DD25 DD26 n DD29 DD2A n n DD2B DD2C DD2D DD2C DD2C DD2C DD2C DD2C | RET C EXX JP C,(nn) IN A,(n) CALL C,(nn) ADD IX,BC ADD IX,DE LD IX,nn LD (nn),IX INC IX INC IX+ DEC IXh* LD IXh,n* ADD IX,IX LD IX,(nn) DEC IX INC IX1* DEC IX1+ DEC IX1,n* INC (IX+d) | DDA5 DDA6 d DDAC DDAC DDAB d DDB4 DDB5 DDB6 d DDBC DDBD d DDCB d 00 DDCB d 02 DDCB d 03 DDCB d 04 DDCB d 05 DDCB d 05 DDCB d 05 DDCB d 07 DDCB d 07 DDCB d 07 DDCB d 07 | AND IX1* AND (IX+d) XOR IXh* XOR IXh* OR IXh* CP IXh* CP IXh* CP IXh* CP (IX+d) RLC (IX+d),D* RLC (IX+d),D* RLC (IX+d),D* RLC (IX+d),L* RLC (IX+d),L* RLC (IX+d),L* RLC (IX+d),L* RLC (IX+d),L* RLC (IX+d),A* RRC (IX+d),A* |
| CBC2 CBC3 CBC4 CBC5 CBC6 CBC7 CBC8 CBC9 CBCA CBCB CBCC CBCD CBCC CBCD CBCE CBCD CBD1 CBD2 CBD3 CBD4 CBD6 CBD6 | SET 0,D SET 0,E SET 0,E SET 0,H SET 0,L SET 0,A SET 1,B SET 1,C SET 1,D SET 1,E SET 1,L SET 1,L SET 1,L SET 2,B SET 2,C SET 2,D SET 2,E SET 2,L SET 2,(HL) | D8 D9 DA n n DB n DC n n DD09 DD19 DD21 n n DD22 n n DD23 DD24 DD25 DD26 n DD29 DD2A n n DD2B DD2C DD2D DD2C DD2D DD2E n DD34 d DD35 d | RET C EXX JP C,(nn) IN A,(n) CALL C,(nn) ADD IX,BC ADD IX,DE LD IX,nn LD (nn),IX INC IX INC IX LD IXh* DEC IXh* LD IXh,n* ADD IX,IX LD IX,(nn) DEC IX INC IX1* DEC IX1* DEC IX1* DEC IX1,n* INC IX1,n* INC (IX+d) DEC (IX+d) | DDA5 DDA6 d DDAC DDAD DDAB d DDB4 DDB5 DDB6 d DDBC DDBB d DDCB d 00 DDCB d 01 DDCB d 03 DDCB d 03 DDCB d 04 DDCB d 05 DDCB d 05 DDCB d 06 DDCB d 07 | AND IX1* AND (IX+d) XOR IXh* XOR IX1* XOR (IX+d) OR IXh* OR IX1* OR IX1* OR IX1* OR (IX+d) CP IXh* CP IX1* CP (IX+d) RLC (IX+d), B* RLC (IX+d), C* RLC (IX+d), F* RRC (IX+d), F* RRC (IX+d), C* |
| CBC2 CBC3 CBC4 CBC5 CBC6 CBC7 CBC8 CBC9 CBCA CBCB CBCC CBCC CBCD CBCD CBCD CBCD | SET 0,D SET 0,E SET 0,E SET 0,H SET 0,L SET 0,(HL) SET 0,A SET 1,B SET 1,C SET 1,D SET 1,E SET 1,L SET 1,L SET 1,L SET 2,B SET 2,C SET 2,D SET 2,C SET 2,D SET 2,E SET 2,L SET 2,L SET 2,L SET 2,L SET 2,L SET 2,L | D8 D9 DA n n DB n DC n n DD09 DD19 DD21 n n DD22 n n DD25 DD26 n DD29 DD2A n n DD2B DD2C DD2D DD2E n DD34 d DD35 d DD36 d n | RET C EXX JP C,(nn) IN A,(n) CALL C,(nn) ADD IX,BC ADD IX,DE LD IX,nn LD (nn),IX INC IX INC IX+ LD IX+ DEC IX+* LD IX,(nn) DEC IX INC IX1 LD IX,(nn) DEC IX INC IX1* DEC IX1* LD IX1,n* LD IX1+d) LD (IX+d),n | DDA5 DDA6 d DDAC DDAC DDAB4 DDB5 DDB6 d DDBC DDBD d DDCB d 01 DDCB d 03 DDCB d 05 DDCB d 05 DDCB d 06 DDCB d 06 DDCB d 07 DDCB d 07 DDCB d 09 DDCB d 09 DDCB d 09 DDCB d 09 | AND IX1* AND (IX+d) XOR IXh* XOR IX1* XOR (IX+d) OR IXh* OR IX1* OR (IX+d) CP IXh* CP IX1* CP (IX+d) RLC (IX+d), B* RLC (IX+d), C* RLC (IX+d), E* RLC (IX+d), E* RLC (IX+d), E* RLC (IX+d), E* RLC (IX+d), A* RLC (IX+d), A* RRC (IX+d), A* RRC (IX+d), C* RRC (IX+d), C* RRC (IX+d), C* RRC (IX+d), C* RRC (IX+d), A* RRC (IX+d), A* RRC (IX+d), C* RRC (IX+d), D* |
| CBC2 CBC3 CBC4 CBC5 CBC6 CBC7 CBC8 CBC9 CBCA CBCB CBCC CBCD CBCD CBCD CBCD CBD1 CBD2 CBD3 CBD4 CBD5 CBD6 CBD7 CBD8 | SET 0,D SET 0,E SET 0,E SET 0,H SET 0,L SET 0,A SET 1,B SET 1,C SET 1,D SET 1,E SET 1,L SET 1,L SET 1,L SET 2,B SET 2,C SET 2,D SET 2,E SET 2,L SET 2,(HL) | D8 D9 DA n n DB n DC n n DD09 DD19 DD21 n n DD22 n n DD23 DD24 DD25 DD26 n DD29 DD2A n n DD2B DD2C DD2D DD2C DD2D DD2E n DD34 d DD35 d | RET C EXX JP C, (nn) IN A, (n) CALL C, (nn) ADD IX, BC ADD IX, DE LD IX, nn LD (nn), IX INC IX INC IXh* DEC IXh* LD IXh, n* ADD IX, IX LD IX, (nn) DEC IX INC IX1* DEC IX1* DEC IX1* DEC IX1, n* INC (IX+d) DEC (IX+d) | DDA5 DDA6 d DDAC DDAD DDAB d DDB4 DDB5 DDB6 d DDBC DDBB d DDCB d 00 DDCB d 01 DDCB d 03 DDCB d 03 DDCB d 04 DDCB d 05 DDCB d 05 DDCB d 06 DDCB d 07 | AND IX1* AND (IX+d) XOR IXh* XOR IX1* XOR (IX+d) OR IXh* OR IX1* OR IX1* OR IX1* OR (IX+d) CP IXh* CP IX1* CP (IX+d) RLC (IX+d), B* RLC (IX+d), C* RLC (IX+d), F* RRC (IX+d), F* RRC (IX+d), C* |
| CBC2 CBC3 CBC4 CBC5 CBC6 CBC7 CBC8 CBC9 CBCA CBCB CBCC CBCC CBCD CBCD CBCD CBCD | SET 0,D SET 0,E SET 0,E SET 0,H SET 0,L SET 0,(HL) SET 0,A SET 1,B SET 1,C SET 1,D SET 1,E SET 1,L SET 1,L SET 1,L SET 2,B SET 2,C SET 2,D SET 2,C SET 2,D SET 2,E SET 2,L SET 2,L SET 2,L SET 2,L SET 2,L SET 2,L | D8 D9 DA n n DB n DC n n DD09 DD19 DD21 n n DD22 n n DD25 DD26 n DD29 DD2A n n DD2B DD2C DD2D DD2E n DD34 d DD35 d DD36 d n | RET C EXX JP C,(nn) IN A,(n) CALL C,(nn) ADD IX,BC ADD IX,DE LD IX,nn LD (nn),IX INC IX INC IX+ LD IX+ DEC IX+* LD IX,(nn) DEC IX INC IX1 LD IX,(nn) DEC IX INC IX1* DEC IX1* LD IX1,n* LD IX1+d) LD (IX+d),n | DDA5 DDA6 d DDAC DDAC DDAB4 DDB5 DDB6 d DDBC DDBD d DDCB d 01 DDCB d 03 DDCB d 05 DDCB d 05 DDCB d 06 DDCB d 06 DDCB d 07 DDCB d 07 DDCB d 09 DDCB d 09 DDCB d 09 DDCB d 09 | AND IX1* AND (IX+d) XOR IXh* XOR IX1* XOR (IX+d) OR IXh* OR IX1* OR (IX+d) CP IXh* CP IX1* CP (IX+d) RLC (IX+d), B* RLC (IX+d), C* RLC (IX+d), E* RLC (IX+d), E* RLC (IX+d), E* RLC (IX+d), E* RLC (IX+d), A* RLC (IX+d), A* RRC (IX+d), A* RRC (IX+d), C* RRC (IX+d), C* RRC (IX+d), C* RRC (IX+d), C* RRC (IX+d), A* RRC (IX+d), A* RRC (IX+d), C* RRC (IX+d), D* |
| CBC2 CBC3 CBC4 CBC5 CBC6 CBC7 CBC8 CBC9 CBCA CBCB CBCC CBCD CBCE CBCD CBCB CBCB CBCB | SET 0,D SET 0,E SET 0,E SET 0,H SET 0,L SET 0,A SET 1,B SET 1,B SET 1,C SET 1,D SET 1,E SET 1,L SET 1,H SET 1,L SET 1,H SET 2,B SET 2,C SET 2,C SET 2,D SET 2,C SET 2,D SET 2,C SET 2,D SET 2,C SET 3,B SET 3,C | D8 D9 DA n n DB n DC n n DD09 DD19 DD21 n n DD22 n n DD23 DD24 DD25 DD26 n DD29 DD2A n n DD2B DD2C DD2D DD2C DD2D DD2E n DD34 d DD35 d DD36 d n DD39 DD44 | RET C EXX JP C, (nn) IN A, (n) CALL C, (nn) ADD IX, BC ADD IX, DE LD IX, nn LD (nn), IX INC IX INC IX+ DEC IXh* LD IXh, n* ADD IX, IX LD IX, (nn) DEC IX INC IX1* DEC IX1* LD IX1, n* INC (IX+d) DEC (IX+d) LD (IX+d), n ADD IX, SP LD B, IXh* | DDA5 DDA6 d DDAC DDAC DDAB4 DDB5 DDB6 d DDBC DDBD d DDCB d 01 DDCB d 02 DDCB d 03 DDCB d 04 DDCB d 04 DDCB d 05 DDCB d 07 DDCB d 08 DDCB d 09 DDCB d 09 DDCB d 009 DDCB d 006 | AND IX1* AND (IX+d) XOR IXh* XOR IXh* OR IXh* CP IXh* CP IXh* CP IXh* CP IXh* CP IX+d) RLC (IX+d),B* RLC (IX+d),B* RLC (IX+d),F* RLC (IX+d),H* RLC (IX+d),L* RLC (IX+d),L* RLC (IX+d),A* RRC (IX+d),R* RRC (IX+d),C* RRC (IX+d),C* RRC (IX+d),F* RRC (IX+d),F* RRC (IX+d),F* RRC (IX+d),F* |
| CBC2 CBC3 CBC4 CBC5 CBC6 CBC7 CBC8 CBC9 CBCA CBCB CBCC CBCD CBCD CBCD CBD1 CBD2 CBD2 CBD4 CBD5 CBD6 CBD7 CBD6 CBD7 CBD8 CBD9 CBD7 CBD8 CBD9 CBDA | SET 0,D SET 0,E SET 0,E SET 0,H SET 0,L SET 0,A SET 1,B SET 1,C SET 1,C SET 1,L SET 1,L SET 1,L SET 1,L SET 1,L SET 2,B SET 2,C SET 2,D SET 2,C SET 3,C SET 3,B SET 3,C SET 3,C | D8 D9 DA n n DB n DC n n DD09 DD19 DD21 n n DD22 n n DD24 DD25 DD26 n DD29 DD2A n n DD2B DD2C DD2D DD2C DD2C DD2C DD2C DD2C | RET C EXX JP C,(nn) IN A,(n) CALL C,(nn) ADD IX,BC ADD IX,DE LD IX,nn LD (nn),IX INC IX INC IX+ DEC IXh* LD IXh,n* ADD IX,IX LD IX,(nn) DEC IX INC IX1* DEC IX1* DEC IX1+ DEC IX+ DEC | DDA5 DDA6 d DDAC DDAC DDAB d DDB4 DDB5 DDB6 d DDBC DDBB d DDCB d 00 DDCB d 03 DDCB d 05 DDCB d 07 DDCB d 09 DDCB d 09 DDCB d 0A | AND IX1* AND (IX+d) XOR IXh* XOR IXh* OR IXh* CP IXh* CP IXH* CP (IX+d) RLC (IX+d), B* RLC (IX+d), B* RLC (IX+d), B* RLC (IX+d), L* RLC (IX+d), A* RRC (IX+d), B* RRC (IX+d), B* RRC (IX+d), C* RRC (IX+d), C* RRC (IX+d), C* RRC (IX+d), F* RRC (IX+d), F* RRC (IX+d), L* RRC (IX+d), L* RRC (IX+d), L* |
| CBC2 CBC3 CBC4 CBC5 CBC6 CBC7 CBC8 CBC9 CBCA CBCB CBCC CBCD CBCC CBCD CBCD CBD1 CBD2 CBD3 CBD4 CBD5 CBD6 CBD7 CBD8 CBD9 CBDA CBDB | SET 0,D SET 0,E SET 0,E SET 0,H SET 0,L SET 0,(HL) SET 0,A SET 1,B SET 1,C SET 1,D SET 1,E SET 1,L SET 1,L SET 1,L SET 2,B SET 2,C SET 2,D SET 2,C SET 2,D SET 2,E SET 2,L SET 2,L SET 2,L SET 2,L SET 2,A SET 3,B SET 3,C SET 3,B SET 3,C SET 3,D SET 3,E | D8 D9 DA n n DB n DC n n DD09 DD19 DD21 n n DD22 n n DD25 DD26 n DD29 DD2A n n DD29 DD2C DD2D DD2E n DD34 d DD35 d DD36 d n DD39 DD44 DD35 d DD36 d n DD39 DD44 DD45 DD46 d | RET C EXX JP C,(nn) IN A,(n) CALL C,(nn) ADD IX,BC ADD IX,DE LD IX,nn LD (nn),IX INC IX INC IX+ LD IX+ LD IX+ LD IX+ LD IX,(nn) DEC IX+ LD IX,(nn) DEC IX INC IX1* DEC IX1* LD IX1,n* LD IX1,n* INC (IX+d) DEC (IX+d) LD (IX+d),n ADD IX,SP LD B,IX1* LD B,IX1* LD B,(IX+d) | DDA5 DDA6 d DDAC DDAC DDAB4 DDB5 DDB6 d DDBC DDBB d DDCB d 01 DDCB d 03 DDCB d 05 DDCB d 06 DDCB d 07 DDCB d 07 DDCB d 09 DDCB d 0A DDCB d 0C | AND IX1* AND (IX+d) XOR IXh* XOR IX1* XOR (IX+d) OR IXh* OR IX1* OR (IX+d) CP IXh* CP IXh* CP IXHd) RLC (IX+d), G* RLC (IX+d), F* RLC (IX+d), |
| CBC2 CBC3 CBC4 CBC5 CBC6 CBC7 CBC8 CBC9 CBCA CBCB CBCC CBCC CBCD CBCD CBCD CBD1 CBD2 CBD3 CBD4 CBD5 CBD6 CBD7 CBD8 CBD9 CBDA CBDB CBDB CBDB CBDB | SET 0,D SET 0,E SET 0,E SET 0,H SET 0,L SET 0,A SET 1,B SET 1,C SET 1,D SET 1,E SET 1,L SET 1,L SET 1,L SET 2,C SET 2,D SET 2,C SET 2,D SET 2,C SET 2,L SET 2,L SET 2,L SET 3,B SET 3,C SET 3,B SET 3,C SET 3,B SET 3,C SET 3,B | D8 D9 DA n n DB n DC n n DD09 DD19 DD21 n n DD22 n n DD25 DD26 n DD29 DD2A n n DD2B DD2C DD2D DD2E n DD34 d DD35 d DD35 d DD36 d n DD39 DD44 DD39 DD44 DD35 DD46 DD36 d DD36 d DD39 DD44 DD46 DD46 | RET C EXX JP C,(nn) IN A,(n) CALL C,(nn) ADD IX,BC ADD IX,DE LD IX,nn LD (nn),IX INC IX INC IX+ DEC IXh* LD IX,nx ADD IX,IX LD IX,(nn) DEC IX INC IX1* DEC IX1* LD IX1,n* ADD IX,1X LD B,IXx+ | DDA5 DDA6 d DDAC DDAC DDAB4 DDB5 DDB6 d DDBC DDBB d DDCB d 02 DDCB d 03 DDCB d 05 DDCB d 05 DDCB d 06 DDCB d 07 DDCB d 07 DDCB d 08 DDCB d 09 DDCB d 00 | AND IX1* AND (IX+d) XOR IXh* XOR IXh* OR IXh* OR IXh* OR IXh* OR IXh* CP IXh* CP IXh* CP IXh* CP IXh* CP IX+d) RLC (IX+d),C* RLC (IX+d),E* RLC (IX+d),E* RLC (IX+d),H* RLC (IX+d),A* RCC (IX+d),A* RCC (IX+d),B* RCC (IX+d),A* |
| CBC2 CBC3 CBC4 CBC5 CBC6 CBC7 CBC8 CBC9 CBCA CBCB CBCC CBCD CBCE CBCD CBD1 CBD1 CBD2 CBD3 CBD4 CBD5 CBD6 CBD7 CBD8 CBD7 CCBD8 CBD9 CBDA CBDB CBDC CBDD | SET 0,D SET 0,E SET 0,E SET 0,H SET 0,L SET 0,A SET 1,B SET 1,C SET 1,D SET 1,E SET 1,H SET 1,L SET 1,H SET 2,B SET 2,C SET 2,C SET 2,D SET 2,C SET 2,D SET 2,E SET 2,L SET 3,B SET 3,C SET 3,B SET 3,C SET 3,B SET 3,C SET 3,L | D8 D9 DA n n DB n DC n n DD09 DD19 DD21 n n DD22 n n DD23 DD24 DD25 DD26 n DD29 DD2A n n DD2B DD2C DD2D DD2E n DD34 d DD35 d DD36 d n DD39 DD44 DD35 d DD36 d n DD39 DD44 DD45 DD46 d DD46 d DD46 | RET C EXX JP C,(nn) IN A,(n) CALL C,(nn) ADD IX,BC ADD IX,DE LD IX,nn LD (nn),IX INC IX INC IX* DEC IXh* LD IX,nx ADD IX,IX LD IX,(nn) DEC IX INC IX1* LD IX,1x LD B, IXx LD B, IXx LD B, IXx LD B, IXx LD C, IXx LD C, IXx | DDA5 DDA6 d DDAC DDAC DDAB4 DDB5 DDB6 d DDBB6 d DDBB d DDCB d 01 DDCB d 02 DDCB d 03 DDCB d 04 DDCB d 04 DDCB d 06 DDCB d 07 DDCB d 08 DDCB d 09 DDCB d 09 DDCB d 09 DDCB d 09 DDCB d 000 | AND IX1* AND (IX+d) XOR IXh* XOR IXh* OR IXh* CP IXh* CI IX+d), B* RLC (IX+d), B* RLC (IX+d), L* RLC (IX+d), C* RRC (IX |
| CBC2 CBC3 CBC4 CBC5 CBC6 CBC7 CBC8 CBC9 CBCA CBCB CBCC CBCC CBCD CBCD CBCD CBD1 CBD2 CBD3 CBD4 CBD5 CBD6 CBD7 CBD8 CBD9 CBDA CBDB CBDB CBDB CBDB | SET 0,D SET 0,E SET 0,E SET 0,H SET 0,L SET 0,A SET 1,B SET 1,C SET 1,D SET 1,E SET 1,L SET 1,L SET 1,L SET 2,C SET 2,D SET 2,C SET 2,D SET 2,C SET 2,L SET 2,L SET 2,L SET 3,B SET 3,C SET 3,B SET 3,C SET 3,B SET 3,C SET 3,B | D8 D9 DA n n DB n DC n n DD09 DD19 DD21 n n DD22 n n DD25 DD26 n DD29 DD2A n n DD2B DD2C DD2D DD2E n DD34 d DD35 d DD35 d DD36 d n DD39 DD44 DD39 DD44 DD35 DD46 DD36 d DD36 d DD39 DD44 DD46 DD46 | RET C EXX JP C,(nn) IN A,(n) CALL C,(nn) ADD IX,BC ADD IX,DE LD IX,nn LD (nn),IX INC IX INC IX+ DEC IXh* LD IX,nx ADD IX,IX LD IX,(nn) DEC IX INC IX1* DEC IX1* LD IX1,n* ADD IX,1X LD B,IXx+ | DDA5 DDA6 d DDAC DDAC DDAB4 DDB5 DDB6 d DDBC DDBB d DDCB d 02 DDCB d 03 DDCB d 05 DDCB d 05 DDCB d 06 DDCB d 07 DDCB d 07 DDCB d 08 DDCB d 09 DDCB d 00 | AND IX1* AND (IX+d) XOR IXh* XOR IXh* OR IXh* OR IXh* OR IXh* OR IXh* CP IXh* CP IXh* CP IXh* CP IXh* CP IX+d) RLC (IX+d),C* RLC (IX+d),E* RLC (IX+d),E* RLC (IX+d),H* RLC (IX+d),A* RCC (IX+d),A* RCC (IX+d),B* RCC (IX+d),A* |
| CBC2 CBC3 CBC4 CBC5 CBC6 CBC7 CBC8 CBC9 CBCA CBCB CBCC CBCD CBCE CBCD CBD1 CBD1 CBD2 CBD3 CBD4 CBD5 CBD6 CBD7 CBD8 CBD7 CCBD8 CBD9 CBDA CBDB CBDC CBDD | SET 0,D SET 0,E SET 0,E SET 0,H SET 0,L SET 0,A SET 1,B SET 1,C SET 1,D SET 1,E SET 1,H SET 1,L SET 1,H SET 2,B SET 2,C SET 2,C SET 2,D SET 2,C SET 2,D SET 2,E SET 2,L SET 3,B SET 3,C SET 3,B SET 3,C SET 3,B SET 3,C SET 3,L | D8 D9 DA n n DB n DC n n DD09 DD19 DD21 n n DD22 n n DD23 DD24 DD25 DD26 n DD29 DD2A n n DD2B DD2C DD2D DD2E n DD34 d DD35 d DD36 d n DD39 DD44 DD35 d DD36 d n DD39 DD44 DD45 DD46 d DD46 d DD46 | RET C EXX JP C,(nn) IN A,(n) CALL C,(nn) ADD IX,BC ADD IX,DE LD IX,nn LD (nn),IX INC IX INC IX* DEC IXh* LD IX,nx ADD IX,IX LD IX,(nn) DEC IX INC IX1* LD IX,1x LD B, IXx LD B, IXx LD B, IXx LD B, IXx LD C, IXx LD C, IXx | DDA5 DDA6 d DDAC DDAC DDAB4 DDB5 DDB6 d DDBB6 d DDBB d DDCB d 01 DDCB d 02 DDCB d 03 DDCB d 04 DDCB d 04 DDCB d 06 DDCB d 07 DDCB d 08 DDCB d 09 DDCB d 09 DDCB d 09 DDCB d 09 DDCB d 000 | AND IX1* AND (IX+d) XOR IXh* XOR IXh* OR IXh* CP IXh* CI IX+d), B* RLC (IX+d), B* RLC (IX+d), L* RLC (IX+d), C* RRC (IX |
| CBC2 CBC3 CBC4 CBC5 CBC6 CBC7 CBC8 CBC9 CBCA CBCB CBCC CBCD CBCE CBCD CBD1 CBD2 CBD3 CBD4 CBD6 CBD7 CBD8 CBD7 CBD8 CBD9 CBDA CBDB CBDC CBDB CBDC CBDB CBDC CBDB CBDC CBDB CBDC CBDB CBDC CBDB | SET 0,D SET 0,E SET 0,E SET 0,H SET 0,L SET 0,(HL) SET 0,A SET 1,B SET 1,C SET 1,D SET 1,E SET 1,L SET 1,L SET 1,L SET 2,B SET 2,C SET 2,D SET 2,C SET 2,D SET 2,E SET 2,L SET 2,L SET 3,B SET 3,C SET | D8 D9 DA n n DB n DC n n DD09 DD19 DD21 n n DD22 n n DD25 DD26 n DD29 DD2A n n DD2B DD2C DD2D DD2E n DD35 d DD35 d DD36 d n DD39 DD44 DD45 DD46 d DD46 DD46 DD46 d DD46 DD46 d DD46 DD46 d | RET C EXX JP C,(nn) IN A,(n) CALL C,(nn) ADD IX,BC ADD IX,DE LD IX,nn LD (nn),IX INC IX INC IX+ LD IX+ DEC IX+* LD IX,(nn) DEC IX INC IX1* DEC IX1* LD IX,(nn) DEC IX LD IX,1x LD E, IX+d LD E, IX+d LD C, IX+d LD D, IX+x | DDA5 DDA6 d DDAC DDAC DDAB4 DDB5 DDB6 d DDBC DDBB d DDCB d 01 DDCB d 03 DDCB d 05 DDCB d 06 DDCB d 07 DDCB d 07 DDCB d 09 DDCB d 0A DDCB d 0A DDCB d 0C DDCB d 11 DDCB d 11 | AND IX1* AND (IX+d) XOR IXh* XOR IXh* XOR (IX+d) OR IXh* OR IXh* OR (IX+d) CP IXh* CP IXh* CP IXh* CP (IX+d) RLC (IX+d), D* RLC (IX+d), F* |
| CBC2 CBC3 CBC4 CBC5 CBC6 CBC7 CBC8 CBC9 CBCA CBCB CBCC CBCD CBCE CBCD CBD1 CBD2 CBD3 CBD4 CBD5 CBD6 CBD7 CBD8 CBD9 CBDA CBDB CBDC CBDD CBDB CBDC CBDD CBDD | SET 0,D SET 0,E SET 0,E SET 0,H SET 0,L SET 0,A SET 1,B SET 1,C SET 1,D SET 1,E SET 1,H SET 1,L SET 1,H SET 2,B SET 2,C SET 2,C SET 2,D SET 2,C SET 2,C SET 2,C SET 2,C SET 3,A SET 3,B SET 3,C SET 3, | D8 D9 DA n n DB n DC n n DD09 DD19 DD21 n n DD22 n n DD25 DD26 n DD29 DD26 n DD29 DD2A n n DD2B DD2C DD2D DD2E n DD35 d DD35 d DD36 d n DD39 DD44 DD45 DD46 d DD45 DD46 d DD45 DD46 d DD4C DD4D DD46 d DD4C DD4D DD4E d DD4C DD4D | RET C EXX JP C,(nn) IN A,(n) CALL C,(nn) ADD IX,BC ADD IX,DE LD IX,nn LD (nn),IX INC IX INC IX+ DEC IXh* LD IX,(nn) DEC IX INC IX1* DEC IX1* LD IX,(nn) DEC IX1* LD IX,1x LD C, IX+d) LD C,IX+d) LD D,IX+x LD D,IX+x | DDA5 DDA6 d DDAC DDAC DDAB4 DDB5 DDB6 d DDBC DDBB d DDCB d 00 DDCB d 03 DDCB d 05 DDCB d 06 DDCB d 07 DDCB d 07 DDCB d 07 DDCB d 08 DDCB d 08 DDCB d 09 DDCB d 00 DDCB d 00 DDCB d 00 DDCB d 07 DDCB d 10 DDCB d 11 DDCB d 11 | AND IX1* AND (IX+d) XOR IXh* XOR IXh* OR IXh* OR IXh* OR IXh* OR (IX+d) OR IXh* CP IXh* CP IXh* CP IXh* CP IX+d) RLC (IX+d),C* RLC (IX+d),E* RLC (IX+d),H* RLC (IX+d),H* RLC (IX+d),A* RRC (IX+d),B* RL (IX+d),B* RL (IX+d),B* RL (IX+d),B* RL (IX+d),C* RL (IX+d),C* RL (IX+d),C* RL (IX+d),F* |
| CBC2 CBC3 CBC4 CBC5 CBC6 CBC7 CBC8 CBCA CBCB CBCC CBCD CBCD CBCE CBCD CBD1 CBD2 CBD3 CBD4 CBD5 CBD6 CBD7 CBD8 CBD9 CBDA CBDB CBDC CBDD CBDC CBDD CBDC CBDD CBDC CBDD CBDC CBDD CBDC CBDD CBDC CBDC CBDD CBDC CBDD CBDC CBDD | SET 0,D SET 0,E SET 0,E SET 0,H SET 0,L SET 0,A SET 1,B SET 1,C SET 1,D SET 1,E SET 1,H SET 1,L SET 1,L SET 1,(HL) SET 2,B SET 2,C SET 2,D SET 2,C SET 2,L SET 2,L SET 3,B SET 3,C SET | D8 D9 DA n n DB n DC n n DD09 DD19 DD21 n n DD22 n n DD25 DD26 n DD29 DD2A n n DD2B DD2C DD2D DD2C DD2D DD2E n DD34 d DD35 d DD36 d n DD39 DD44 DD45 DD46 d DD46 d DD46 d DD4C DD4D DD4E d DD4E d DD55 DD66 d | RET C EXX JP C,(nn) IN A,(n) CALL C,(nn) ADD IX,BC ADD IX,DE LD IX,nn LD (nn),IX INC IX INC IX+ DEC IXh* LD IX,(nn) DEC IX INC IX1* LD IX,(nn) DEC IX1* LD IX,1x LD C, IX+d) LD C,IX+d LD C,IX+d LD C,IX+d LD C,IX+d LD D,IX+x LD D,IX+x LD D,IX+x LD D,IX+x LD D,IX+x | DDA5 DDA6 d DDAC DDAC DDAB4 DDB5 DDB6 d DDBC DDBB d DDCB d 02 DDCB d 03 DDCB d 05 DDCB d 05 DDCB d 06 DDCB d 07 DDCB d 08 DDCB d 08 DDCB d 08 DDCB d 08 DDCB d 09 DDCB d 00 DDCB d 01 DDCB d 11 DDCB d 11 DDCB d 13 DDCB d 13 | AND IX1* AND (IX+d) XOR IXh* XOR IXh* OR IXh* CP IXh* CR (IX+d),B* RLC (IX+d),F* RLC (IX+d),H* RRC (IX+d),F* |
| CBC2 CBC3 CBC4 CBC5 CBC6 CBC7 CBC8 CBC9 CBCA CBCB CBCC CBCD CBCE CBCD CBD1 CBD2 CBD3 CBD4 CBD5 CBD6 CBD7 CBD8 CBD9 CBDA CBDB CBDC CBDD CBDB CBDC CBDD CBDE CBDC CBDD CBDE CBDC CBDD CBDE CBDC CBDC | SET 0,D SET 0,E SET 0,E SET 0,H SET 0,L SET 0,A SET 1,B SET 1,C SET 1,D SET 1,E SET 1,H SET 1,L SET 1,H SET 2,B SET 2,C SET 2,D SET 2,C SET 2,D SET 2,C SET 3,B SET 2,C SET 3,H SET 3,C SET 3,B SET 3,C SET 3, | D8 D9 DA n n DB n DC n n DD09 DD19 DD21 n n DD22 n n DD23 DD24 DD25 DD26 n DD29 DD2A n n DD2B DD2C DD2D DD2E n DD34 d DD35 d DD36 d DD36 d DD39 DD44 DD45 DD46 d DD40 DD46 d DD40 DD46 d DD40 DD40 DD40 DD40 DD40 DD40 DD40 DD4 | RET C EXX JP C, (nn) IN A, (n) CALL C, (nn) ADD IX, BC ADD IX, DE LD IX, nn LD (nn), IX INC IX INC IX* DEC IXh* LD IX, (nn) DEC IX INC IX1* LD IX, (nn) DEC IX1* LD IX1, n* INC (IX+d) DEC (IX+d) LD (IX+d), n ADD IX, SP LD B, IXh* LD B, IXh* LD C, IXh* LD D, IXh* | DDA5 DDA6 d DDAC DDAC DDAB4 DDB5 DDB6 d DDBB6 d DDBB d DDCB d 01 DDCB d 02 DDCB d 03 DDCB d 04 DDCB d 05 DDCB d 06 DDCB d 07 DDCB d 08 DDCB d 09 DDCB d 09 DDCB d 00 DDCB d 00 DDCB d 00 DDCB d 06 DDCB d 06 DDCB d 07 DDCB d 09 DDCB d 00 DDCB d 00 DDCB d 01 DDCB d 00 DDCB d 01 DDCB d 11 | AND IX1* AND (IX+d) XOR IXh* XOR IXh* OR IXh* CP IXh* CI IX+d), B* RLC (IX+d), H* RCC (IX+d), A* RCC (IX+d), C* RCC (IX+d), L* RCC (IX+d), L* RCC (IX+d), A* RC (IX+d), C* RC (IX+d), C* RC (IX+d), R* RC (IX+d), H* RC (IX+d), R* |
| CBC2 CBC3 CBC4 CBC5 CBC6 CBC7 CBC8 CBCA CBCB CBCC CBCD CBCD CBCE CBCD CBD1 CBD2 CBD3 CBD4 CBD5 CBD6 CBD7 CBD8 CBD9 CBDA CBDB CBDC CBDD CBDC CBDD CBDC CBDD CBDC CBDD CBDC CBDD CBDC CBDD CBDC CBDC CBDD CBDC CBDD CBDC CBDD | SET 0,D SET 0,E SET 0,E SET 0,H SET 0,L SET 0,A SET 1,B SET 1,C SET 1,D SET 1,E SET 1,H SET 1,L SET 1,L SET 1,(HL) SET 2,B SET 2,C SET 2,D SET 2,C SET 2,L SET 2,L SET 3,B SET 3,C SET | D8 D9 DA n n DB n DC n n DD09 DD19 DD21 n n DD22 n n DD25 DD26 n DD29 DD2A n n DD2B DD2C DD2D DD2C DD2D DD2E n DD34 d DD35 d DD36 d n DD39 DD44 DD45 DD46 d DD46 d DD46 d DD4C DD4D DD4E d DD4E d DD55 DD66 d | RET C EXX JP C,(nn) IN A,(n) CALL C,(nn) ADD IX,BC ADD IX,DE LD IX,nn LD (nn),IX INC IX INC IX+ DEC IXh* LD IX,(nn) DEC IX INC IX1* LD IX,(nn) DEC IX1* LD IX,1x LD C, IX+d) LD C,IX+d LD C,IX+d LD C,IX+d LD C,IX+d LD D,IX+x LD D,IX+x LD D,IX+x LD D,IX+x LD D,IX+x | DDA5 DDA6 d DDAC DDAC DDAB4 DDB5 DDB6 d DDBC DDBB d DDCB d 02 DDCB d 03 DDCB d 05 DDCB d 05 DDCB d 06 DDCB d 07 DDCB d 08 DDCB d 08 DDCB d 08 DDCB d 08 DDCB d 09 DDCB d 00 DDCB d 01 DDCB d 11 DDCB d 11 DDCB d 13 DDCB d 13 | AND IX1* AND (IX+d) XOR IXh* XOR IXh* OR IXh* CP IXh* CR (IX+d),B* RLC (IX+d),F* RLC (IX+d),H* RRC (IX+d),F* |

```
DDCB d 17
                                 DDCB d 61
            RL (IX+d).A*
                                              BIT 4.(IX+d)*
                                                                   DDCB d AB
                                                                               RES 5.(IX+d).E*
DDCB d 18
            RR (IX+d),B*
                                 DDCB d 62
                                              BIT 4,(IX+d)*
                                                                   DDCB d AC
                                                                                RES 5, (IX+d), H*
DDCB d 19
            RR (IX+d),C*
                                 DDCB d 63
                                              BIT 4,(IX+d)*
                                                                   DDCB d AD
                                                                                RES 5,(IX+d),L*
DDCB d 1A
            RR (IX+d),D*
                                 DDCB d 64
                                              BIT 4,(IX+d)*
                                                                  DDCB d AE
                                                                                RES 5, (IX+d)
DDCB d 1B
                                 DDCB d 65
            RR (IX+d).E*
                                              BIT 4,(IX+d)*
                                                                   DDCB d AF
                                                                                RES 5.(IX+d).A*
DDCB d 1C
            RR (IX+d).H*
                                 DDCB d 66
                                              BIT 4.(IX+d)
                                                                  DDCB d BO
                                                                               RES 6.(IX+d).B*
DDCB d 1D
                                 DDCB d 67
                                                                   DDCB d B1
                                                                                RES 6, (IX+d), C*
            RR (IX+d),L*
                                              BIT 4,(IX+d)*
                                              BIT 5,(IX+d)*
                                                                                RES 6,(IX+d),D*
DDCB d 1E
                                 DDCB d 68
                                                                   DDCB d B2
            RR (IX+d)
DDCB d 1F
            RR (IX+d), A*
                                 DDCB d 69
                                                                   DDCB d B3
                                              BIT 5.(IX+d)*
                                                                                RES 6.(IX+d).E*
DDCB d 20
            SLA (IX+d),B*
                                 DDCB d 6A
                                              BIT 5,(IX+d)*
                                                                   DDCB d B4
                                                                                RES 6, (IX+d), H*
DDCB d 21
            SLA (IX+d).C*
                                 DDCB d 6B
                                              BIT 5.(IX+d)*
                                                                  DDCB d B5
                                                                               RES 6.(IX+d).L*
DDCB d 22
            SLA (IX+d).D*
                                 DDCB d 6C
                                              BIT 5.(IX+d)*
                                                                  DDCB d B6
                                                                               RES 6.(IX+d)
DDCB d 23
            SLA (IX+d).E*
                                                                  DDCB d B7
                                 DDCB d 6D
                                              BIT 5.(IX+d)*
                                                                               RES 6.(IX+d).A*
DDCB d 24
            SLA (IX+d),H*
                                 DDCB d 6E
                                              BIT 5,(IX+d)
                                                                   DDCB d B8
                                                                               RES 7,(IX+d),B*
DDCB d 25
            SLA (IX+d),L*
                                 DDCB d 6F
                                              BIT 5,(IX+d)*
                                                                   DDCB d B9
                                                                                RES 7, (IX+d), C*
DDCB d 26
            SLA (IX+d)
                                 DDCB d 70
                                              BIT 6,(IX+d)*
                                                                   DDCB d BA
                                                                                RES 7,(IX+d),D*
            SLA (IX+d),A*
DDCB d 27
                                 DDCB d 71
                                              BIT 6,(IX+d)*
                                                                   DDCB d BB
                                                                               RES 7.(IX+d).E*
DDCB d 28
            SRA (IX+d),B*
                                 DDCB d 72
                                              BIT 6.(IX+d)*
                                                                  DDCB d BC
                                                                               RES 7.(IX+d).H*
DDCB d 29
            SRA (IX+d),C*
                                 DDCB d 73
                                                                   DDCB d BD
                                              BIT 6.(IX+d)*
                                                                               RES 7.(IX+d).L*
                                              BIT 6,(IX+d)*
DDCB d 2A
            SRA (IX+d),D*
                                 DDCB d 74
                                                                   DDCB d BE
                                                                               RES 7, (IX+d)
DDCB d 2B
            SRA (IX+d),E*
                                 DDCB d 75
                                              BIT 6,(IX+d)*
                                                                   DDCB d BF
                                                                                RES 7, (IX+d), A*
DDCB d 2C
            SRA (IX+d),H*
                                 DDCB d 76
                                              BIT 6,(IX+d)
                                                                   DDCB d CO
                                                                                SET 0,(IX+d),B*
DDCB d 2D
            SRA (IX+d),L*
                                 DDCB d 77
                                              BIT 6,(IX+d)*
                                                                  DDCB d C1
                                                                               SET 0,(IX+d),C*
DDCB d 2E
            SRA (IX+d)
                                 DDCR d 78
                                              BIT 7,(IX+d)*
                                                                   DDCB d C2
                                                                               SET 0.(IX+d).D*
            SRA (IX+d),A*
DDCB d 2F
                                 DDCB d 79
                                              BIT 7.(IX+d)*
                                                                  DDCB d C3
                                                                               SET 0.(IX+d).E*
DDCB d 30
            SLL (IX+d),B*
                                 DDCB d 7A
                                              BIT 7,(IX+d)*
                                                                   DDCB d C4
                                                                               SET 0,(IX+d),H*
                                 DDCB d 7B
                                              BIT 7,(IX+d)*
DDCB d 31
            SLL (IX+d),C*
                                                                   DDCB d C5
                                                                               SET 0,(IX+d),L*
DDCB d 32
            SLL (IX+d),D*
                                 DDCB d 7C
                                              BIT 7.(IX+d)*
                                                                   DDCB d C6
                                                                                SET 0.(IX+d)
DDCB d 33
            SLL (IX+d),E*
                                 DDCB d 7D
                                              BIT 7,(IX+d)*
                                                                   DDCB d C7
                                                                               SET 0,(IX+d),A*
DDCB d 34
            SLL (IX+d).H*
                                 DDCB d 7E
                                              BIT 7.(IX+d)
                                                                  DDCB d C8
                                                                               SET 1. (TX+d). B*
DDCB d 35
            SIJ. (TX+d) J.*
                                 DDCB d 7F
                                              BTT 7. (TX+d)*
                                                                  DDCB d C9
                                                                               SET 1. (TX+d).C*
            SLL (IX+d)*
DDCB d 36
                                 DDCB d 80
                                              RES 0, (IX+d), B*
                                                                  DDCB d CA
                                                                               SET 1,(IX+d),D*
            SLL (IX+d),A*
DDCB d 37
                                 DDCB d 81
                                              RES 0,(IX+d),C*
                                                                   DDCB d CB
                                                                               SET 1,(IX+d),E*
            SRL (IX+d),B*
                                 DDCB d 82
DDCB d 38
                                              RES 0,(IX+d),D*
                                                                   DDCB d CC
                                                                               SET 1,(IX+d),H*
DDCB d 39
            SRL (IX+d),C*
                                 DDCB d 83
                                              RES 0,(IX+d),E*
                                                                   DDCB d CD
                                                                               SET 1,(IX+d),L*
DDCB d 3A
            SRL (IX+d),D*
                                 DDCB d 84
                                              RES 0,(IX+d),H*
                                                                  DDCB d CE
                                                                               SET 1.(IX+d)
            SRL (IX+d).E*
DDCB d 3B
                                 DDCB d 85
                                              RES 0.(IX+d).L*
                                                                  DDCB d CF
                                                                               SET 1.(IX+d).A*
DDCB d 3C
            SRL (IX+d),H*
                                 DDCB d 86
                                              RES 0,(IX+d)
                                                                   DDCB d DO
                                                                               SET 2.(IX+d).B*
DDCB d 3D
            SRL (IX+d),L*
                                 DDCB d 87
                                              RES 0,(IX+d),A*
                                                                   DDCB d D1
                                                                               SET 2,(IX+d),C*
                                 DDCB d 88
DDCB d 3E
            SRL (IX+d)
                                              RES 1,(IX+d),B*
                                                                   DDCB d D2
                                                                                SET 2,(IX+d),D*
DDCB d 3F
            SRL (IX+d),A*
                                 DDCB d 89
                                              RES 1,(IX+d),C*
                                                                   DDCB d D3
                                                                               SET 2,(IX+d),E*
DDCB d 40
            BIT 0,(IX+d)*
                                 DDCB d 8A
                                              RES 1.(IX+d).D*
                                                                  DDCB d D4
                                                                               SET 2.(IX+d).H*
DDCB d 41
            BIT 0,(IX+d)*
                                 DDCB d 8B
                                              RES 1,(IX+d),E*
                                                                  DDCB d D5
                                                                               SET 2,(IX+d),L*
DDCB d 42
            BIT 0.(IX+d)*
                                 DDCB d 8C
                                              RES 1.(IX+d).H*
                                                                  DDCB d D6
                                                                               SET 2.(IX+d)
DDCB d 43
            BIT 0,(IX+d)*
                                 DDCB d 8D
                                              RES 1,(IX+d),L*
                                                                   DDCB d D7
                                                                               SET 2,(IX+d),A*
DDCB d 44
            BIT 0,(IX+d)*
                                 DDCB d 8E
                                              RES 1,(IX+d)
                                                                   DDCB d D8
                                                                               SET 3,(IX+d),B*
DDCB d 45
            BIT 0, (IX+d)*
                                 DDCB d 8F
                                              RES 1, (IX+d), A*
                                                                   DDCB d D9
                                                                                SET 3,(IX+d),C*
DDCB d 46
            BIT 0,(IX+d)
                                 DDCB d 90
                                              RES 2,(IX+d),B*
                                                                   DDCB d DA
                                                                               SET 3,(IX+d),D*
DDCB d 47
            BTT 0.(TX+d)*
                                 DDCB d 91
                                              RES 2. (TX+d).C*
                                                                  DDCB d DB
                                                                               SET 3. (TX+d) .E*
DDCB d 48
            BTT 1.(TX+d)*
                                 DDCB d 92
                                              RES 2. (TX+d).D*
                                                                  DDCB d DC
                                                                               SET 3. (TX+d).H*
DDCB d 49
                                 DDCB d 93
                                                                  DDCB d DD
            BIT 1,(IX+d)*
                                              RES 2,(IX+d),E*
                                                                               SET 3, (IX+d), L*
DDCB d 4A
            BIT 1,(IX+d)*
                                 DDCB d 94
                                              RES 2,(IX+d),H*
                                                                   DDCB d DE
                                                                               SET 3,(IX+d)
DDCB d 4B
            BIT 1,(IX+d)*
                                 DDCB d 95
                                              RES 2,(IX+d),L*
                                                                   DDCB d DF
                                                                               SET 3,(IX+d),A*
DDCB d 4C
            BIT 1,(IX+d)*
                                 DDCB d 96
                                              RES 2,(IX+d)
                                                                  DDCB d EO
                                                                               SET 4,(IX+d),B*
DDCB d 4D
            BIT 1,(IX+d)*
                                 DDCB d 97
                                              RES 2, (IX+d), A*
                                                                  DDCB d E1
                                                                               SET 4.(IX+d).C*
                                              RES 3.(IX+d).B*
                                                                  DDCB d E2
DDCB d 4E
            BIT 1. (IX+d)
                                 DDCB d 98
                                                                               SET 4.(IX+d).D*
DDCB d 4F
                                 DDCB d 99
                                              RES 3,(IX+d),C*
                                                                   DDCB d E3
            BIT 1.(IX+d)*
                                                                               SET 4.(IX+d).E*
DDCB d 50
            BIT 2,(IX+d)*
                                 DDCB d 9A
                                              RES 3,(IX+d),D*
                                                                   DDCB d E4
                                                                               SET 4, (IX+d), H*
                                 DDCB d 9B
DDCB d 51
            BIT 2,(IX+d)*
                                              RES 3,(IX+d),E*
                                                                   DDCB d E5
                                                                                SET 4,(IX+d),L*
DDCB d 52
            BIT 2,(IX+d)*
                                 DDCB d 9C
                                              RES 3,(IX+d),H*
                                                                   DDCB d E6
                                                                               SET 4.(IX+d)
DDCR d 53
            BIT 2.(IX+d)*
                                 DDCB d 9D
                                              RES 3.(IX+d).L*
                                                                  DDCR d E7
                                                                               SET 4.(IX+d).A*
DDCB d 54
            BIT 2,(IX+d)*
                                 DDCB d 9E
                                              RES 3,(IX+d)
                                                                   DDCB d E8
                                                                               SET 5,(IX+d),B*
DDCB d 55
            BIT 2.(IX+d)*
                                 DDCB d 9F
                                              RES 3.(IX+d).A*
                                                                   DDCB d E9
                                                                               SET 5.(IX+d).C*
DDCB d 56
            BIT 2, (IX+d)
                                 DDCB d AO
                                              RES 4,(IX+d),B*
                                                                   DDCB d EA
                                                                               SET 5,(IX+d),D*
DDCB d 57
            BIT 2,(IX+d)*
                                 DDCB d A1
                                              RES 4.(IX+d).C*
                                                                   DDCB d EB
                                                                               SET 5,(IX+d),E*
DDCB d 58
                                 DDCB d A2
                                              RES 4,(IX+d),D*
                                                                  DDCB d EC
                                                                                SET 5, (IX+d), H*
            BIT 3,(IX+d)*
DDCB d 59
            BIT 3,(IX+d)*
                                 DDCB d A3
                                              RES 4,(IX+d),E*
                                                                   DDCB d ED
                                                                               SET 5,(IX+d),L*
DDCB d 5A
            BTT 3.(TX+d)*
                                 DDCB d A4
                                              RES 4 (TX+d) H*
                                                                  DDCB d EE
                                                                               SET 5. (TX+d)
                                 DDCB d A5
                                              RES 4.(IX+d).L*
                                                                   DDCB d EF
DDCB d 5B
            BIT 3.(IX+d)*
                                                                               SET 5.(IX+d).A*
DDCB d 5C
                                 DDCB d A6
                                                                   DDCB d FO
            BIT 3,(IX+d)*
                                              RES 4,(IX+d)
                                                                               SET 6, (IX+d), B*
                                 DDCB d A7
DDCB d 5D
            BIT 3,(IX+d)*
                                              RES 4,(IX+d),A*
                                                                   DDCB d F1
                                                                                SET 6,(IX+d),C*
            BIT 3,(IX+d)
                                 DDCB d A8
                                              RES 5,(IX+d),B*
                                                                   DDCB d F2
DDCB d 5E
                                                                               SET 6,(IX+d),D*
DDCB d 5F
            BIT 3,(IX+d)*
                                 DDCB d A9
                                              RES 5,(IX+d),C*
                                                                  DDCB d F3
                                                                               SET 6,(IX+d),E*
DDCB d 60
            BIT 4.(IX+d)*
                                 DDCB d AA
                                              RES 5.(IX+d).D*
                                                                  DDCB d F4
                                                                               SET 6.(IX+d).H*
```

| DDCB d F5 | SET 6,(IX+d),L* | ED6B n n | LD HL,(nn) | FD54 | LD D, IYh* |
|--|--|---|--|--|--|
| DDCB d F6 | SET 6,(IX+d) | ED6C | NEG* | FD55 | LD D, IY1* |
| DDCB d F7 | SET 6,(IX+d),A* | ED6D | RETN* | FD56 d | LD D,(IY+d) |
| DDCB d F8 | SET 7,(IX+d),B* | ED6E | IM O* | FD5C | LD E, IYh* |
| DDCB d F9 | SET 7,(IX+d),C* | ED6F | RLD | FD5D | LD E, IY1* |
| DDCB d FA | SET 7,(IX+d),D* | ED70 | IN F,(C)* / IN (C)* | | LD E,(IY+d) |
| DDCB d FB | SET 7,(IX+d),E* | ED71 | OUT (C),0* | FD60 | LD IYh,B* |
| DDCB d FC DDCB d FD | SET 7,(IX+d),H* SET 7,(IX+d),L* | ED72 ED73 n n | SBC HL,SP LD (nn),SP | FD61 FD62 | LD IYh,C* LD IYh,D* |
| DDCB d FE | SET 7,(IX+d),L* | ED73 II II ED74 | NEG* | FD63 | LD IYh,E* |
| DDCB d FF | SET 7,(IX+d),A* | ED75 | RETN* | FD64 | LD IYh,IYh* |
| DDE1 | POP IX | ED76 | IM 1* | FD65 | LD IYh,IYl* |
| DDE3 | EX (SP),IX | ED78 | IN A,(C) | FD66 d | LD H, (IY+d) |
| DDE5 | PUSH IX | ED79 | OUT (C),A | FD67 | LD IYh, A* |
| DDE9 | JP (IX) | ED7A | ADC HL,SP | FD68 | LD IY1,B* |
| DDF9 | LD SP,IX | ED7B n n | LD SP,(nn) | FD69 | LD IY1,C* |
| DE n | SBC A,n | ED7C | NEG* | FD6A | LD IY1,D* |
| DF | RST 18H | ED7D | RETN* | FD6B | LD IY1,E* |
| E0 E1 | RET PO POP HL | ED7E | IM 2* LDI | FD6C FD6D | LD IY1,IYh* |
| E2 n n | JP PO,(nn) | EDAO EDA1 | CPI | FD6E d | LD IY1,IY1* LD L,(IY+d) |
| E3 | EX (SP),HL | EDA1 | INI | FD6F | LD IY1,A* |
| E4 n n | CALL PO, (nn) | EDA3 | OUTI | FD70 d | LD (IY+d),B |
| E5 | PUSH HL | EDA8 | LDD | FD71 d | LD (IY+d),C |
| E6 n | AND n | EDA9 | CPD | FD72 d | LD (IY+d),D |
| E7 | RST 20H | EDAA | IND | FD73 d | LD (IY+d),E |
| E8 | RET PE | EDAB | OUTD | FD74 d | LD (IY+d),H |
| E9 | JP (HL) | EDB0 | LDIR | FD75 d | LD (IY+d),L |
| EAnn | JP PE,(nn) | EDB1 | CPIR | FD77 d | LD (IY+d),A |
| EB | EX DE,HL | EDB2 | INIR | FD7C | LD A, IYh* |
| EC n n | CALL PE, (nn) | EDB3 | OTIR | FD7D | LD A, IY1* |
| ED40 ED41 | IN B,(C) OUT (C),B | EDB8 EDB9 | LDDR CPDR | FD7E d FD84 | LD A,(IY+d) ADD A,IYh* |
| ED41 ED42 | SBC HL,BC | EDBA | INDR | FD85 | ADD A,IY1* |
| ED43 n n | LD (nn),BC | EDBB | OTDR | FD86 d | ADD A,(IY+d) |
| ED44 | NEG | EE n | XOR n | FD8C | ADC A, IYh* |
| ED45 | RETN | EF | RST 28H | FD8D | ADC A, IY1* |
| ED46 | IM O | F0 | RET P | FD8E d | ADC A,(IY+d) |
| ED47 | LD I,A | F1 | POP AF | FD94 | SUB IYh* |
| ED48 | IN C,(C) | F2 n n | JP P,(nn) | FD95 | SUB IY1* |
| ED49 ED4A | OUT (C),C | F3 F4 n n | DI (nn) | FD96 d FD9C | SUB (IY+d) SBC A,IYh* |
| ED4B n n | ADC HL,BC LD BC,(nn) | F5 | CALL P,(nn) PUSH AF | FD9D | SBC A,IIII* |
| ED4C | NEG* | F6 n | OR n | FD9E d | SBC A, (IY+d) |
| ED4D | RETI | F7 | RST 30H | FDA4 | AND IYh* |
| | | | RET M | FDA5 | AND IY1* |
| ED4E | IM O* | F8 | REI PI | FDAS | |
| ED4E ED4F | | F8 F9 | LD SP,HL | FDA6 d | AND (IY+d) |
| ED4F ED50 | IM O* LD R,A IN D,(C) | F9 FA n n | LD SP,HL JP M,(nn) | FDA6 d FDAC | AND (IY+d) XOR IYh* |
| ED4F ED50 ED51 | IM O* LD R,A IN D,(C) OUT (C),D | F9 FA n n FB | LD SP,HL JP M,(nn) EI | FDA6 d FDAC FDAD | AND (IY+d) XOR IYh* XOR IY1* |
| ED4F ED50 ED51 ED52 | IM O* LD R,A IN D,(C) OUT (C),D SBC HL,DE | F9 FA n n FB FC n n | LD SP,HL JP M,(nn) EI CALL M,(nn) | FDA6 d FDAC FDAD FDAE d | AND (IY+d) XOR IYh* XOR IY1* XOR (IY+d) |
| ED4F ED50 ED51 ED52 ED53 n n | IM O* LD R,A IN D,(C) OUT (C),D SBC HL,DE LD (nn),DE | F9 FA n n FB FC n n FD09 | LD SP,HL JP M,(nn) EI CALL M,(nn) ADD IY,BC | FDA6 d FDAC FDAD FDAE d FDB4 | AND (IY+d) XOR IYh* XOR IY1* XOR (IY+d) OR IYh* |
| ED4F ED50 ED51 ED52 ED53 n n ED54 | IM 0* LD R,A IN D,(C) OUT (C),D SBC HL,DE LD (nn),DE NEG* | F9 FA n n FB FC n n FD09 FD19 | LD SP,HL JP M,(nn) EI CALL M,(nn) ADD IY,BC ADD IY,DE | FDA6 d FDAC FDAD FDAE d FDB4 FDB5 | AND (IY+d) XOR IYh* XOR IY1* XOR (IY+d) OR IYh* OR IY1* |
| ED4F ED50 ED51 ED52 ED53 n n | IM 0* LD R,A IN D,(C) OUT (C),D SBC HL,DE LD (nn),DE NEG* RETN* | F9 FA n n FB FC n n FD09 | LD SP,HL JP M,(nn) EI CALL M,(nn) ADD IY,BC ADD IY,DE LD IY,nn | FDA6 d FDAC FDAD FDAE d FDB4 FDB5 FDB6 d | AND (IY+d) XOR IYh* XOR IY1* XOR (IY+d) OR IYh* OR IY1* OR (IY+d) |
| ED4F ED50 ED51 ED52 ED53 n n ED54 ED55 | IM 0* LD R,A IN D,(C) OUT (C),D SBC HL,DE LD (nn),DE NEG* | F9 FA n n FB FC n n FD09 FD19 FD21 n n | LD SP,HL JP M,(nn) EI CALL M,(nn) ADD IY,BC ADD IY,DE | FDA6 d FDAC FDAD FDAE d FDB4 FDB5 | AND (IY+d) XOR IYh* XOR IY1* XOR (IY+d) OR IYh* OR IY1* |
| ED4F ED50 ED51 ED52 ED53 n n ED54 ED55 ED56 | IM 0* LD R,A IN D,(C) OUT (C),D SBC HL,DE LD (nn),DE NEG* RETN* IM 1 | F9 FA n n FB FC n n FD09 FD19 FD21 n n FD22 n n | LD SP,HL JP M,(nn) EI CALL M,(nn) ADD IY,BC ADD IY,DE LD IY,nn LD (nn),IY | FDA6 d FDAC FDAD FDAE d FDB4 FDB5 FDB6 d FDBC | AND (IY+d) XOR IYh* XOR IY1* XOR (IY+d) OR IYh* OR IY1* OR (IY+d) CP IYh* |
| ED4F ED50 ED51 ED52 ED53 n n ED54 ED55 ED56 ED57 | IM 0* LD R,A IN D,(C) OUT (C),D SBC HL,DE LD (nn),DE NEC* RETN* IM 1 LD A,I | F9 FA n n FB FC n n FD09 FD19 FD21 n n FD22 n n FD23 | LD SP, HL JP M, (nn) EI CALL M, (nn) ADD IY, BC ADD IY, DE LD IY, nn LD (nn), IY INC IY | FDA6 d FDAC FDAD FDAE d FDB4 FDB5 FDB6 d FDBC FDBD | AND (IY+d) XOR IYh* XOR IY1* XOR (IY+d) OR IYh* OR (IY+d) CP IYh* CP IYh* |
| ED4F ED50 ED51 ED52 ED53 n n ED54 ED55 ED56 ED57 ED58 ED59 ED5A | IM O* LD R,A IN D,(C) OUT (C),D SBC HL,DE LD (nn),DE NEG* RETN* IM 1 LD A,I IN E,(C) OUT (C),E ADC HL,DE | F9 FA n n FB FC n n FD09 FD19 FD21 n n FD22 n n FD23 FD24 FD25 FD26 n | LD SP, HL JP M, (nn) EI CALL M, (nn) ADD IY, BC ADD IY, DE LD IY, nn LD (nn), IY INC IY INC IYh* DEC IYh* LD IY, n* | FDA6 d FDAC FDAD FDAE d FDB5 FDB6 d FDBC FDBD FDBE d FDCB d 00 FDCB d 01 | AND (IY+d) XOR IYh* XOR IY1* XOR (IY+d) OR IYh* OR IY1* OR (IY+d) CP IYh* CP IY1* CP (IY+d) RLC (IY+d),8* RLC (IY+d),C* |
| ED4F ED50 ED51 ED52 ED53 n n ED54 ED55 ED56 ED57 ED58 ED59 ED58 ED59 | IM 0* LD R,A IN D,(C) OUT (C),D SBC HL,DE LD (nn),DE NEG* RETN* IM 1 LD A,I IN E,(C) OUT (C),E ADC HL,DE LD DE,(nn) | F9 FA n n FB FC n n FD09 FD19 FD21 n n FD22 n n FD23 FD24 FD25 FD26 n FD29 | LD SP, HL JP M, (nn) EI CALL M, (nn) ADD IY, BC ADD IY, DE LD IY, nn LD (nn), IY INC IY INC IY INC IYh* DEC IYh* LD IY, n* ADD IY, IY | FDA6 d FDAC FDAD FDAB d FDB5 FDB6 d FDBC FDBD FDBB d FDCB d | AND (IY+d) XOR IYh* XOR IY1* XOR (IY+d) OR IYh* OR IY1* OR (IY+d) CP IYh* CP IY1* CP (IY+d) RLC (IY+d),B* RLC (IY+d),C* RLC (IY+d),D* |
| ED4F ED50 ED51 ED52 ED53 n n ED54 ED55 ED56 ED57 ED58 ED59 ED5A ED5B n n ED5C | IM O* LD R,A IN D,(C) OUT (C),D SBC HL,DE LD (nn),DE NEC* RETN* IM 1 LD A,I IN E,(C) OUT (C),E ADC HL,DE LD DE,(nn) NEG* | F9 FA n n FB FC n n FD09 FD19 FD21 n n FD22 n FD23 FD24 FD25 FD26 n FD29 FD2A n n | LD SP, HL JP M, (nn) EI CALL M, (nn) ADD IY, BC ADD IY, DE LD IY, nn LD (nn), IY INC IY INC IY+* DEC IYh* LD IYh, n* ADD IY, IY LD IY, (nn) | FDA6 d FDAC FDAD FDAE d FDB5 FDB6 d FDBC FDBD FDBB d FDCB d 00 FDCB d 01 FDCB d 02 FDCB d 02 FDCB d 03 | AND (IY+d) XOR IYh* XOR IY1* XOR IY1* OR IYh* OR IYh* OR (IY+d) CP IYh* CP IYH* CP (IY+d),B* RLC (IY+d),B* RLC (IY+d),B* RLC (IY+d),F* |
| ED4F ED50 ED51 ED52 ED53 n n ED54 ED55 ED56 ED57 ED58 ED59 ED5A ED5B n n ED5C ED5D | IM O* LD R,A IN D,(C) OUT (C),D SBC HL,DE LD (nn),DE NEC* RETN* IM 1 LD A,I IN E,(C) OUT (C),E ADC HL,DE LD DE,(nn) NEC* RETN* | F9 FA n n FB FC n n FD09 FD19 FD21 n n FD22 n FD24 FD25 FD26 n FD29 FD2A n n FD2B | LD SP, HL JP M, (nn) EI CALL M, (nn) ADD IY, BC ADD IY, DE LD IY, nn LD (nn), IY INC IY INC IY+ DEC IYh* LD IYh, n* ADD IY, IY LD IY, (nn) DEC IY | FDA6 d FDAC FDAD FDAE d FDB5 FDB6 d FDBC FDBB d FDBC d FDCB d 01 FDCB d 02 FDCB d 03 FDCB d 03 FDCB d 04 | AND (IY+d) XOR IYh* XOR IY1* XOR IY1* OR IYh* OR IY1* OR (IY+d) CP IYh* CP IYh* CP IYH* CP (IY+d) RLC (IY+d), B* RLC (IY+d), E* |
| ED4F ED50 ED51 ED52 ED53 n n ED54 ED55 ED56 ED56 ED57 ED58 ED59 ED5A ED5B n n ED5C ED5D | IM 0* LD R,A IN D,(C) OUT (C),D SBC HL,DE LD (nn),DE NEG* RETN* IM 1 LD A,I IN E,(C) OUT (C),E ADC HL,DE LD DE,(nn) NEG* RETN* IM 1 | F9 FA n n FB FC n n FD09 FD19 FD21 n n FD22 n n FD23 FD24 FD25 FD26 n FD29 FD2A n n FD28 FD2B FD2C | LD SP, HL JP M, (nn) EI CALL M, (nn) ADD IY, BC ADD IY, DE LD IY, nn LD (nn), IY INC IY INC IY EC IYh* LD IYh, n* ADD IY, (nn) DEC IY INC IY INC IY INC IY LD IY, (nn) DEC IY INC IYI* | FDA6 d FDAC FDAB d FDB5 FDB6 d FDBC FDBB d FDBC d FDCB d 01 FDCB d 02 FDCB d 03 FDCB d 04 FDCB d 03 FDCB d 04 FDCB d 05 | AND (IY+d) XOR IYh* XOR IY1* XOR (IY+d) OR IYh* OR IY1* OR (IY+d) CP IYh* CP IYh* CP (IY+d) RLC (IY+d),B* RLC (IY+d),D* RLC (IY+d),B* |
| ED4F ED50 ED51 ED52 ED53 n n ED54 ED55 ED56 ED57 ED58 ED59 ED5A ED5B n n ED5C ED5C ED5D ED5E | IM 0* LD R,A IN D,(C) OUT (C),D SBC HL,DE LD (nn),DE NEG* RETN* IM 1 LD A,I IN E,(C) OUT (C),E ADC HL,DE LD DE,(nn) NEC* RETN* IM 2 LD A,R | F9 FA n n FB FC n n FD09 FD19 FD21 n n FD22 n n FD23 FD24 FD25 FD26 n FD29 FD2A n n FD2B FD2C FD2D | LD SP, HL JP M, (nn) EI CALL M, (nn) ADD IY, BC ADD IY, DE LD IY, nn LD (nn), IY INC IY INC IY+* DEC IYh* LD IYh, n* ADD IY, IY LD IY, (nn) DEC IY INC IY1* DEC IYI* | FDA6 d FDAC FDAD FDAB4 FDB5 FDB6 d FDBC FDBB d FDCB d 00 FDCB d 01 FDCB d 02 FDCB d 03 FDCB d 04 FDCB d 04 FDCB d 05 | AND (IY+d) XOR IYh* XOR IYh* XOR (IY+d) OR IYh* OR IY1* OR (IY+d) CP IYh* CP IYh* CP (IY+d) RLC (IY+d),B* RLC (IY+d),D* RLC (IY+d),B* RLC (IY+d),E* RLC (IY+d),H* RLC (IY+d),H* RLC (IY+d),H* RLC (IY+d),L* RLC (IY+d),L* |
| ED4F ED50 ED51 ED52 ED53 n n ED54 ED55 ED56 ED56 ED57 ED58 ED59 ED5A ED5B n n ED5C ED5D | IM 0* LD R,A IN D,(C) OUT (C),D SBC HL,DE LD (nn),DE NEC* RETN* IM 1 LD A,I IN E,(C) OUT (C),E ADC HL,DE LD DE,(nn) NEG* RETN* IM 2 LD A,R IN H,(C) | F9 FA n n FB FC n n FD09 FD19 FD21 n n FD22 n n FD23 FD24 FD25 FD26 n FD29 FD2A n n FD28 FD2B FD2C | LD SP, HL JP M, (nn) EI CALL M, (nn) ADD IY, BC ADD IY, DE LD IY, nn LD (nn), IY INC IY INC IY EC IYh* LD IYh, n* ADD IY, (nn) DEC IY INC IY INC IY INC IY LD IY, (nn) DEC IY INC IYI* | FDA6 d FDAC FDAB d FDB5 FDB6 d FDBC FDBB d FDBC d FDCB d 01 FDCB d 02 FDCB d 03 FDCB d 04 FDCB d 03 FDCB d 04 FDCB d 05 | AND (IY+d) XOR IYh* XOR IY1* XOR (IY+d) OR IYh* OR IY1* OR (IY+d) CP IYh* CP IYh* CP (IY+d) RLC (IY+d),B* RLC (IY+d),D* RLC (IY+d),B* |
| ED4F ED50 ED51 ED52 ED53 n n ED54 ED55 ED56 ED57 ED58 ED59 ED59 ED50 ED50 ED50 ED50 ED50 ED50 ED50 ED50 | IM 0* LD R,A IN D,(C) OUT (C),D SBC HL,DE LD (nn),DE NEG* RETN* IM 1 LD A,I IN E,(C) OUT (C),E ADC HL,DE LD DE,(nn) NEC* RETN* IM 2 LD A,R | F9 FA n n FB FC n n FD09 FD19 FD21 n n FD22 n FD23 FD24 FD25 FD26 n FD29 FD2A n n FD2B FD2C FD2D FD2E n | LD SP, HL JP M, (nn) EI CALL M, (nn) ADD IY, BC ADD IY, DE LD IY, nn LD (nn), IY INC IY INC IY+* DEC IY+* LD IY, nn ADD IY, IY LD IY, (nn) DEC IY INC IY+* DEC IY1+* LD IY, (nn) DEC IY LD IY, (nn) DEC IY LD IY, (nn) DEC IY1+* LD IY1, n* | FDA6 d FDAC FDAD FDAE d FDB5 FDB6 d FDBB d FDCB d 01 FDCB d 02 FDCB d 02 FDCB d 03 FDCB d 03 FDCB d 04 FDCB d 05 FDCB d 05 FDCB d 05 FDCB d 05 FDCB d 06 FDCB d 06 FDCB d 07 | AND (IY+d) XOR IYh* XOR IY1* XOR IY1* OR IYh* OR IYh* CP IYh* CP IYh* CP (IY+d) RLC (IY+d),B* RLC (IY+d),C* RLC (IY+d),E* RLC (IY+d),E* RLC (IY+d),E* RLC (IY+d),L* RLC (IY+d),L* RLC (IY+d),L* RLC (IY+d),A* |
| ED4F ED50 ED51 ED52 ED53 n n ED54 ED55 ED56 ED57 ED58 ED59 ED5A ED5B n n ED5C ED5D ED5E ED5E ED5E | IM O* LD R,A IN D,(C) OUT (C),D SBC HL,DE LD (nn),DE NEC* RETN* IM 1 LD A,I IN E,(C) OUT (C),E ADC HL,DE LD DE,(nn) NEG* RETN* IM 2 LD A,R IN H,(C) OUT (C),H | F9 FA n n FB FC n n FD09 FD19 FD21 n n FD22 n FD25 FD26 n FD29 FD2A n n FD2B FD2C FD2D FD2E n FD34 d | LD SP, HL JP M, (nn) EI CALL M, (nn) ADD IY, BC ADD IY, DE LD IY, nn LD (nn), IY INC IY INC IY+* DEC IYh* LD IYh, n* ADD IY, IY LD IY, (nn) DEC IY INC IY1* DEC IY1* DEC IY1* DEC IY1* DEC IY1, n* INC (IY+d) | FDA6 d FDAC FDAD FDAB4 FDB5 FDB6 d FDBB FDBC d FDCB d 00 FDCB d 02 FDCB d 03 FDCB d 03 FDCB d 04 FDCB d 05 FDCB d 05 FDCB d 06 FDCB d 07 | AND (IY+d) XOR IYh* XOR IY1* XOR IY1* OR IYh* OR IYh* OR (IY+d) CP IYh* CP IYh* CP IYH* CP (IY+d),B* RLC (IY+d),B* RLC (IY+d),B* RLC (IY+d),F* RLC (IY+d),L* RLC (IY+d),L* RLC (IY+d),L* RLC (IY+d),R* RLC (IY+d),R* RLC (IY+d),R* RLC (IY+d),R* RLC (IY+d),R* RLC (IY+d),R* RRC (IY+d),B* |
| ED4F ED50 ED51 ED52 ED53 n n ED54 ED55 ED56 ED57 ED58 ED59 ED5A ED5B n n ED5C ED5D ED5E ED5F ED60 ED61 ED61 ED61 ED62 ED63 n n | IM 0* LD R,A IN D,(C) OUT (C),D SBC HL,DE LD (nn),DE NEG* RETN* IM 1 LD A,I IN E,(C) OUT (C),E ADC HL,DE LD DE,(nn) NEG* RETN* IM 2 LD A,R IN H,(C) OUT (C),H SBC HL,HL LD (nn),HL NEG* | F9 FA n n FB FC n n FD09 FD19 FD21 n n FD22 n FD25 FD26 n FD29 FD2A n n FD2B FD2C FD2D FD2E n FD34 d FD35 d FD35 d FD39 | LD SP, HL JP M, (nn) EI CALL M, (nn) ADD IY, BC ADD IY, DE LD IY, nn LD (nn), IY INC IY INC IY+* DEC IYh* LD IY, nn DEC IY INC IY! LD IY, (nn) DEC IY INC IY1* LD IY, (nn) DEC IY LD IY, (nn) DEC IY LD IY, n* LD IY, n* LD IY1, n* LD IY1, n* LD IY1, n* LD IY1, n* ADD IY, SP | FDA6 d FDAC FDAD FDAB4 FDB5 FDB6 d FDBB d FDCB d 02 FDCB d 02 FDCB d 03 FDCB d 04 FDCB d 05 FDCB d 05 FDCB d 06 FDCB d 07 FDCB d 08 FDCB d 08 FDCB d 08 FDCB d 09 FDCB d 0A FDCB d 0A FDCB d 0A FDCB d 0A | AND (IY+d) XOR IYh* XOR IY1* XOR IY1* OR IYh* OR IYh* OR IYh* CP IYh* CP IYh* CP (IY+d),B* RLC (IY+d),B* RCC (IY+d),B* RCC (IY+d),B* RRC (IY+d),B* RRC (IY+d),B* RRC (IY+d),B* RRC (IY+d),B* RRC (IY+d),B* |
| ED4F ED50 ED51 ED52 ED53 n n ED54 ED55 ED56 ED57 ED58 ED59 ED58 n n ED5C ED5D ED5E ED5E ED5E ED60 ED61 ED62 ED63 n n ED62 ED63 n n | IM O* LD R,A IN D,(C) OUT (C),D SBC HL,DE LD (nn),DE NEC* RETN* IM 1 LD A,I IN E,(C) OUT (C),E ADC HL,DE LD DE,(nn) NEG* RETN* IM 2 LD A,R IN H,(C) OUT (C),H SBC HL,HL LD (nn),HL NEC* RETN* | F9 FA n n FB FC n n FD09 FD19 FD21 n n FD22 n FD24 FD25 FD26 n FD29 FD2A n n FD2B FD2C FD2D FD2E n FD35 d FD35 d FD36 d n FD39 FD44 | LD SP, HL JP M, (nn) EI CALL M, (nn) ADD IY, BC ADD IY, DE LD IY, nn LD (nn), IY INC IY INC IY+* DEC IYh* LD IY, nn LD IY, (nn) DEC IY INC IY! LD IY, (nn) DEC IY INC IY1* LD IY1, n* INC (IY+d) DEC (IY+d) LD (IY+d), n ADD IY, SP LD B, IYh* | FDA6 d FDAC FDAD FDAB4 FDB5 FDB6 d FDBB d FDCB d 00 FDCB d 01 FDCB d 02 FDCB d 02 FDCB d 03 FDCB d 04 FDCB d 05 FDCB d 06 FDCB d 07 FDCB d 08 FDCB d 09 FDCB d 0A FDCB d 0B FDCB d 0B FDCB d 0B | AND (IY+d) XOR IYh* XOR IY1* XOR IY1* OR IYh* OR IYh* OR IYh* CP IYh* CP IYh* CP IY+d) RLC (IY+d),B* RCC (IY+d),B* RCC (IY+d),B* RCC (IY+d),B* RCC (IY+d),B* RCC (IY+d),B* RCC (IY+d),C* RCC (IY+d),B* |
| ED4F ED50 ED51 ED52 ED53 n n ED54 ED55 ED56 ED57 ED58 ED59 ED5A ED5B n n ED5C ED5D ED5E ED5E ED5E ED5E ED5E ED5E | IM O* LD R,A IN D,(C) OUT (C),D SBC HL,DE LD (nn),DE NEC* RETN* IM 1 LD A,I IN E,(C) OUT (C),E ADC HL,DE LD DE,(nn) NEG* RETN* IM 2 LD A,R IN H,(C) OUT (C),H SBC HL,HL LD (nn),HL NEG* RETN* IM 0* | F9 FA n n FB FC n n FD09 FD19 FD21 n n FD22 n FD25 FD26 n FD26 n FD28 FD2C FD2D FD2E n FD34 d FD35 d FD36 d n FD39 FD44 FD45 | LD SP, HL JP M, (nn) EI CALL M, (nn) ADD IY, BC ADD IY, DE LD IY, nn LD (nn), IY INC IY INC IY+* DEC IYh* LD IY, nn DEC IY, in DEC IY INC IY! INC IY! LD IY, (nn) DEC IY INC IYI* DEC IYI* DEC IYI+ DEC IYI+ DEC IYI+ DEC IYI+ DEC IYI+ DEC IYI+ DEC IY+d) LD IY, SP LD B, IYH* LD B, IYH* | FDA6 d FDAC FDAD FDAB4 FDB5 FDB6 d FDBC FDBB d FDCB | AND (IY+d) XOR IYh* XOR IYh* OR IYh* OR IYh* OR IYh* OR IYh* CP IYh* CP IYh* CP IYH* CP (IY+d),C* RLC (IY+d),D* RLC (IY+d),E* RLC (IY+d),L* RLC (IY+d),L* RLC (IY+d),L* RLC (IY+d),L* RLC (IY+d),L* RLC (IY+d),L* RLC (IY+d),R* RLC (IY+d),R* RLC (IY+d),R* RCC (IY+d),B* RCC (IY+d),R* RCC (IY+d),R* RCC (IY+d),R* RCC (IY+d),R* RCC (IY+d),R* RCC (IY+d),L* |
| ED4F ED50 ED51 ED52 ED53 n n ED54 ED55 ED56 ED57 ED58 ED59 ED5A ED5B n n ED5C ED5C ED5D ED5E ED61 ED62 ED63 n n ED64 ED64 ED64 ED65 | IM 0* LD R,A IN D,(C) OUT (C),D SBC HL,DE LD (nn),DE NEG* RETN* IM 1 LD A,I IN E,(C) OUT (C),E ADC HL,DE LD DE,(nn) NEC* RETN* IM 2 LD A,R IN H,(C) OUT (C),H SBC HL,HL LD (nn),HL NEC* RETN* IM 0* RRD | F9 FA n n FB FC n n FD09 FD19 FD21 n n FD22 n n FD24 FD25 FD26 n FD29 FD2A n n FD2B FD2C FD2D FD2E n FD34 d FD35 d FD36 d n FD39 FD44 FD45 FD46 d | LD SP, HL JP M, (nn) EI CALL M, (nn) ADD IY, BC ADD IY, DE LD IY, nn LD (nn), IY INC IY INC IY INC IY+* LD IYh, n* ADD IY, IY LD IY, (nn) DEC IY INC IYI* DEC IY1* LD IYI, n* INC IY1* DEC IY1+* LD IYI, n* INC IY1+* LD IYI, n* INC IY+d) DEC (IY+d) LD (IY+d), n ADD IY, SP LD B, IY1* LD B, IY1* LD B, IY1* LD B, IY1+d) | FDA6 d FDAC FDAB4 FDB5 FDB6 d FDBC FDBB d FDCB d 00 FDCB d 03 FDCB d 03 FDCB d 03 FDCB d 06 FDCB d 06 FDCB d 07 FDCB d 08 FDCB d 09 FDCB d 00 | AND (IY+d) XOR IYh* XOR IYh* COR IYh* OR IYh* OR IYH* OR IYH* OR IYH* OR (IY+d) CP IYh* CP IYh* CP (IY+d) RLC (IY+d),B* RLC (IY+d),B* RLC (IY+d),B* RLC (IY+d),B* RLC (IY+d),B* RLC (IY+d),A* RLC (IY+d),A* RC (IY+d),B* |
| ED4F ED50 ED51 ED52 ED53 n n ED54 ED55 ED56 ED57 ED58 ED59 ED5A ED5B n n ED5C ED5D ED5E ED5F ED60 ED61 ED62 ED63 n n ED64 ED65 ED65 ED66 ED67 ED68 | IM 0* LD R,A IN D,(C) OUT (C),D SBC HL,DE LD (nn),DE NEG* RETN* IM 1 LD A,I IN E,(C) OUT (C),E ADC HL,DE LD DE,(nn) NEG* RETN* IM 2 LD A,R IN H,(C) OUT (C),H SBC HL,HL LD (nn),HL NEG* RETN* IM 0* RRD IN L,(C) | F9 FA n n FB FC n n FD09 FD19 FD21 n n FD22 n FD24 FD25 FD26 n FD29 FD2A n n FD2B FD2C FD2D FD2E n FD34 d FD35 d FD35 d FD39 FD44 FD35 d FD39 FD44 FD45 FD46 d FD46 | LD SP, HL JP M, (nn) EI CALL M, (nn) ADD IY, BC ADD IY, DE LD IY, nn LD (nn), IY INC IY INC IY+* DEC IYh* LD IY, (nn) DEC IY INC IY!* LD IY, (nn) DEC IY INC IY1* LD IY, (nn) DEC IY1* LD IY1, n* INC (IY+d) DEC (IY+d) LD (IY+d), n ADD IY, SP LD B, IYh* LD B, IY1* LD B, IY1* LD B, IY1* LD B, IY1+d LD C, IY+d) LD C, IY+d | FDA6 d FDAC FDAD FDAB4 FDB5 FDB6 d FDBB d FDCB d 02 FDCB d 03 FDCB d 04 FDCB d 05 FDCB d 05 FDCB d 06 FDCB d 07 FDCB d 07 FDCB d 07 FDCB d 07 FDCB d 08 FDCB d 08 FDCB d 09 FDCB d 09 FDCB d 00 FDCB | AND (IY+d) XOR IYh* XOR IY1* XOR IY1* OR IYh* OR IYh* OR IYh* CP IYh* CP IYh* CP (IY+d),B* RLC (IY+d),D* RLC (IY+d),B* RCC (IY+d),A* |
| ED4F ED50 ED51 ED52 ED53 n n ED54 ED55 ED56 ED57 ED58 ED59 ED5A ED5B n n ED5C ED5C ED5D ED5E ED61 ED62 ED63 n n ED64 ED64 ED64 ED65 | IM 0* LD R,A IN D,(C) OUT (C),D SBC HL,DE LD (nn),DE NEG* RETN* IM 1 LD A,I IN E,(C) OUT (C),E ADC HL,DE LD DE,(nn) NEC* RETN* IM 2 LD A,R IN H,(C) OUT (C),H SBC HL,HL LD (nn),HL NEC* RETN* IM 0* RRD | F9 FA n n FB FC n n FD09 FD19 FD21 n n FD22 n n FD24 FD25 FD26 n FD29 FD2A n n FD2B FD2C FD2D FD2E n FD34 d FD35 d FD36 d n FD39 FD44 FD45 FD46 d | LD SP, HL JP M, (nn) EI CALL M, (nn) ADD IY, BC ADD IY, DE LD IY, nn LD (nn), IY INC IY INC IY INC IY+* LD IYh, n* ADD IY, IY LD IY, (nn) DEC IY INC IYI* DEC IY1* LD IYI, n* INC IY1* DEC IY1+* LD IYI, n* INC IY1+* LD IYI, n* INC IY+d) DEC (IY+d) LD (IY+d), n ADD IY, SP LD B, IY1* LD B, IY1* LD B, IY1* LD B, IY1+d) | FDA6 d FDAC FDAB4 FDB5 FDB6 d FDBC FDBB d FDCB d 00 FDCB d 03 FDCB d 03 FDCB d 03 FDCB d 06 FDCB d 06 FDCB d 07 FDCB d 08 FDCB d 09 FDCB d 00 | AND (IY+d) XOR IYh* XOR IYh* COR IYh* OR IYh* OR IYH* OR IYH* OR IYH* OR (IY+d) CP IYh* CP IYh* CP (IY+d) RLC (IY+d),B* RLC (IY+d),B* RLC (IY+d),B* RLC (IY+d),B* RLC (IY+d),B* RLC (IY+d),A* RLC (IY+d),A* RC (IY+d),B* |

```
RES 4,(IY+d)
FDCB d 12
            RL (IY+d),D*
                                 FDCB d 5C
                                                                   FDCB d A6
                                              BIT 3.(IY+d)*
FDCB d 13
            RL (IY+d).E*
                                 FDCB d 5D
                                              BIT 3,(IY+d)*
                                                                   FDCB d A7
                                                                                RES 4, (IY+d), A*
FDCB d 14
            RL (IY+d),H*
                                 FDCB d 5E
                                              BIT 3,(IY+d)
                                                                   FDCB d A8
                                                                                RES 5, (IY+d), B*
FDCB d 15
            RL (IY+d),L*
                                 FDCB d 5F
                                              BIT 3,(IY+d)*
                                                                   FDCB d A9
                                                                                RES 5,(IY+d),C*
FDCB d 16
            RL (IY+d)
                                 FDCR d 60
                                              BIT 4,(IY+d)*
                                                                   FDCB d AA
                                                                                RES 5.(IY+d).D*
FDCB d 17
            RL (IY+d).A*
                                                                                RES 5.(IY+d).E*
                                 FDCB d 61
                                              BIT 4.(IY+d)*
                                                                   FDCB d AB
FDCB d 18
            RR (IY+d),B*
                                 FDCB d 62
                                                                   FDCB d AC
                                                                                RES 5, (IY+d), H*
                                              BIT 4,(IY+d)*
            RR (IY+d),C*
                                              BIT 4,(IY+d)*
FDCB d 19
                                 FDCB d 63
                                                                   FDCB d AD
                                                                                RES 5,(IY+d),L*
FDCB d 1A
                                 FDCB d 64
                                                                   FDCB d AE
            RR (IY+d).D*
                                              BIT 4,(IY+d)*
                                                                                RES 5.(IY+d)
FDCB d 1B
            RR (IY+d),E*
                                 FDCB d 65
                                              BIT 4,(IY+d)*
                                                                   FDCB d AF
                                                                                RES 5, (IY+d), A*
FDCB d 1C
            RR (IY+d).H*
                                 FDCB d 66
                                              BIT 4.(IY+d)
                                                                   FDCB d BO
                                                                                RES 6.(IY+d).B*
FDCB d 1D
            RR (IY+d).L*
                                 FDCB d 67
                                              BIT 4.(IY+d)*
                                                                   FDCB d B1
                                                                                RES 6.(IY+d).C*
FDCB d 1E
            RR (IY+d)
                                                                   FDCB d B2
                                 FDCB d 68
                                              BIT 5.(IY+d)*
                                                                                RES 6. (IY+d).D*
FDCB d 1F
            RR (IY+d),A*
                                 FDCB d 69
                                              BIT 5,(IY+d)*
                                                                   FDCB d B3
                                                                                RES 6, (IY+d), E*
FDCB d 20
            SLA (IY+d),B*
                                 FDCB d 6A
                                              BIT 5,(IY+d)*
                                                                   FDCB d B4
                                                                                RES 6, (IY+d), H*
FDCB d 21
            SLA (IY+d),C*
                                 FDCB d 6B
                                              BIT 5,(IY+d)*
                                                                   FDCB d B5
                                                                                RES 6,(IY+d),L*
FDCB d 22
            SLA (IY+d).D*
                                 FDCB d 6C
                                              BIT 5,(IY+d)*
                                                                   FDCB d B6
                                                                                RES 6.(IY+d)
            SLA (IY+d).E*
FDCB d 23
                                 FDCB d 6D
                                              BIT 5.(IY+d)*
                                                                   FDCB d B7
                                                                                RES 6. (IY+d).A*
FDCB d 24
            SLA (IY+d),H*
                                 FDCB d 6E
                                                                   FDCB d B8
                                              BIT 5.(IY+d)
                                                                                RES 7.(IY+d).B*
FDCB d 25
            SLA (IY+d),L*
                                 FDCB d 6F
                                              BIT 5,(IY+d)*
                                                                   FDCB d B9
                                                                                RES 7, (IY+d), C*
FDCB d 26
            SLA (IY+d)
                                 FDCB d 70
                                              BIT 6, (IY+d)*
                                                                   FDCB d BA
                                                                                RES 7, (IY+d), D*
FDCB d 27
            SLA (IY+d),A*
                                 FDCB d 71
                                              BIT 6,(IY+d)*
                                                                   FDCB d BB
                                                                                RES 7, (IY+d), E*
FDCB d 28
            SRA (IY+d),B*
                                 FDCB d 72
                                              BIT 6,(IY+d)*
                                                                   FDCB d BC
                                                                                RES 7, (IY+d), H*
FDCR d 29
            SRA (IY+d).C*
                                 FDCB d 73
                                              BIT 6,(IY+d)*
                                                                   FDCR d RD
                                                                                RES 7. (IY+d).L*
            SRA (IY+d).D*
FDCB d 2A
                                 FDCB d 74
                                              BIT 6.(IY+d)*
                                                                   FDCB d BE
                                                                                RES 7.(IY+d)
FDCB d 2B
            SRA (IY+d),E*
                                 FDCB d 75
                                              BIT 6, (IY+d)*
                                                                   FDCB d BF
                                                                                RES 7, (IY+d), A*
FDCB d 2C
                                              BIT 6,(IY+d)
            SRA (IY+d),H*
                                 FDCB d 76
                                                                   FDCB d CO
                                                                                SET 0,(IY+d),B*
FDCB d 2D
            SRA (IY+d),L*
                                 FDCB d 77
                                              BIT 6.(IY+d)*
                                                                   FDCB d C1
                                                                                SET 0,(IY+d),C*
FDCB d 2E
            SRA (IY+d)
                                 FDCB d 78
                                              BIT 7,(IY+d)*
                                                                   FDCB d C2
                                                                                SET 0,(IY+d),D*
FDCB d 2F
            SRA (TY+d).A*
                                 FDCB d 79
                                              BIT 7.(IY+d)*
                                                                   FDCB d C3
                                                                                SET 0. (TY+d) .E*
            SLL (IY+d),B*
FDCB d 30
                                 FDCB d 7A
                                                                   FDCB d C4
                                              BIT 7.(IY+d)*
                                                                                SET 0.(IY+d).H*
            SLL (IY+d),C*
FDCB d 31
                                 FDCB d 7B
                                              BIT 7, (IY+d)*
                                                                   FDCB d C5
                                                                                SET 0, (IY+d), L*
                                 FDCB d 7C
FDCB d 32
            SLL (IY+d),D*
                                              BIT 7,(IY+d)*
                                                                   FDCB d C6
                                                                                SET 0,(IY+d)
            SLL (IY+d),E*
                                 FDCB d 7D
                                                                   FDCB d C7
                                                                                SET 0,(IY+d),A*
FDCB d 33
                                              BIT 7, (IY+d)*
FDCB d 34
            SLL (IY+d),H*
                                 FDCB d 7E
                                              BIT 7,(IY+d)
                                                                   FDCB d C8
                                                                                SET 1,(IY+d),B*
FDCB d 35
            SLL (IY+d),L*
                                 FDCB d 7F
                                              BIT 7,(IY+d)*
                                                                   FDCB d C9
                                                                                SET 1.(IY+d).C*
            SLL (IY+d)*
                                              RES O.(IY+d).B*
FDCB d 36
                                 FDCB d 80
                                                                   FDCB d CA
                                                                                SET 1.(IY+d).D*
FDCB d 37
            SLL (IY+d),A*
                                 FDCB d 81
                                              RES 0,(IY+d),C*
                                                                   FDCB d CB
                                                                                SET 1.(IY+d).E*
FDCB d 38
            SRL (IY+d),B*
                                 FDCB d 82
                                              RES 0,(IY+d),D*
                                                                   FDCB d CC
                                                                                SET 1, (IY+d), H*
            SRL (IY+d),C*
                                 FDCB d 83
FDCB d 39
                                              RES 0,(IY+d),E*
                                                                   FDCB d CD
                                                                                SET 1, (IY+d), L*
FDCB d 3A
            SRL (IY+d),D*
                                 FDCB d 84
                                              RES 0,(IY+d),H*
                                                                   FDCB d CE
                                                                                SET 1,(IY+d)
FDCR d 3R
            SRL (IY+d),E*
                                 FDCB d 85
                                              RES 0.(IY+d).L*
                                                                   FDCB d CF
                                                                                SET 1.(IY+d).A*
FDCB d 3C
            SRL (IY+d),H*
                                 FDCB d 86
                                              RES 0,(IY+d)
                                                                   FDCB d DO
                                                                                SET 2.(IY+d).B*
FDCB d 3D
            SRL (IY+d).L*
                                 FDCB d 87
                                              RES 0.(IY+d).A*
                                                                   FDCB d D1
                                                                                SET 2.(IY+d).C*
FDCB d 3E
            SRL (IY+d)
                                 FDCB d 88
                                              RES 1,(IY+d),B*
                                                                   FDCB d D2
                                                                                SET 2, (IY+d), D*
FDCB d 3F
            SRL (IY+d),A*
                                 FDCB d 89
                                              RES 1,(IY+d),C*
                                                                   FDCB d D3
                                                                                SET 2,(IY+d),E*
FDCB d 40
            BIT 0, (IY+d)*
                                 FDCB d 8A
                                              RES 1, (IY+d), D*
                                                                   FDCB d D4
                                                                                SET 2, (IY+d), H*
FDCB d 41
            BIT 0,(IY+d)*
                                 FDCB d 8B
                                              RES 1,(IY+d),E*
                                                                   FDCB d D5
                                                                                SET 2, (IY+d), L*
FDCB d 42
            BTT 0.(TY+d)*
                                 FDCB d 8C
                                              RES 1. (TY+d). H*
                                                                   FDCB d D6
                                                                                SET 2. (TY+d)
FDCB d 43
            BIT 0.(TY+d)*
                                 FDCB d 8D
                                              RES 1. (TY+d) . I.*
                                                                   FDCB d D7
                                                                                SET 2. (TY+d). A*
FDCB d 44
                                 FDCB d 8E
                                              RES 1,(IY+d)
                                                                   FDCB d D8
            BIT 0,(IY+d)*
                                                                                SET 3, (IY+d), B*
FDCB d 45
            BIT 0,(IY+d)*
                                 FDCB d 8F
                                              RES 1,(IY+d),A*
                                                                   FDCB d D9
                                                                                SET 3,(IY+d),C*
FDCB d 46
            BIT 0,(IY+d)
                                 FDCB d 90
                                              RES 2,(IY+d),B*
                                                                   FDCB d DA
                                                                                SET 3,(IY+d),D*
FDCB d 47
            BIT 0,(IY+d)*
                                 FDCB d 91
                                              RES 2,(IY+d),C*
                                                                   FDCB d DB
                                                                                SET 3,(IY+d),E*
FDCB d 48
            BIT 1,(IY+d)*
                                 FDCB d 92
                                              RES 2,(IY+d),D*
                                                                   FDCB d DC
                                                                                SET 3.(IY+d).H*
FDCB d 49
            BIT 1.(IY+d)*
                                 FDCB d 93
                                              RES 2.(IY+d).E*
                                                                   FDCB d DD
                                                                               SET 3.(IY+d).L*
FDCB d 4A
                                 FDCB d 94
                                              RES 2, (IY+d), H*
                                                                   FDCB d DE
                                                                                SET 3, (IY+d)
            BIT 1.(IY+d)*
FDCB d 4B
            BIT 1,(IY+d)*
                                 FDCB d 95
                                              RES 2,(IY+d),L*
                                                                   FDCB d DF
                                                                                SET 3, (IY+d), A*
                                 FDCB d 96
FDCB d 4C
            BIT 1,(IY+d)*
                                              RES 2,(IY+d)
                                                                   FDCB d EO
                                                                                SET 4,(IY+d),B*
FDCB d 4D
            BIT 1,(IY+d)*
                                 FDCB d 97
                                              RES 2,(IY+d),A*
                                                                   FDCB d E1
                                                                                SET 4.(IY+d).C*
FDCR d 4E
            BIT 1.(IY+d)
                                 FDCR d 98
                                              RES 3.(IY+d).B*
                                                                   FDCR d E2
                                                                                SFT 4 (TV+d) D*
FDCB d 4F
            BIT 1,(IY+d)*
                                 FDCB d 99
                                              RES 3,(IY+d),C*
                                                                   FDCB d E3
                                                                                SET 4.(IY+d).E*
FDCB d 50
            BIT 2.(IY+d)*
                                 FDCB d 9A
                                              RES 3.(IY+d).D*
                                                                   FDCB d E4
                                                                                SET 4.(IY+d).H*
FDCB d 51
            BIT 2, (IY+d)*
                                 FDCB d 9B
                                              RES 3,(IY+d),E*
                                                                   FDCB d E5
                                                                                SET 4, (IY+d), L*
FDCB d 52
            BIT 2,(IY+d)*
                                 FDCB d 9C
                                              RES 3.(IY+d).H*
                                                                   FDCB d E6
                                                                                SET 4,(IY+d)
FDCB d 53
            BIT 2,(IY+d)*
                                 FDCB d 9D
                                              RES 3,(IY+d),L*
                                                                   FDCB d E7
                                                                                SET 4,(IY+d),A*
FDCB d 54
            BIT 2,(IY+d)*
                                 FDCB d 9E
                                              RES 3,(IY+d)
                                                                   FDCB d E8
                                                                                SET 5, (IY+d), B*
FDCB d 55
            BTT 2.(TY+d)*
                                 FDCB d 9F
                                              RES 3. (TY+d). A*
                                                                   FDCB d E9
                                                                                SET 5. (TY+d).C*
FDCB d 56
                                 FDCB d AO
                                              RES 4.(IY+d).B*
                                                                   FDCB d EA
                                                                                SET 5.(IY+d).D*
            BIT 2.(IY+d)
FDCB d 57
                                 FDCB d A1
                                              RES 4, (IY+d), C*
                                                                   FDCB d EB
            BIT 2, (IY+d)*
                                                                                SET 5, (IY+d), E*
                                 FDCB d A2
FDCB d 58
            BIT 3,(IY+d)*
                                              RES 4,(IY+d),D*
                                                                   FDCB d EC
                                                                                SET 5.(IY+d).H*
                                                                   FDCB d ED
FDCB d 59
            BIT 3,(IY+d)*
                                 FDCB d A3
                                              RES 4,(IY+d),E*
                                                                                SET 5, (IY+d), L*
FDCB d 5A
            BIT 3,(IY+d)*
                                 FDCB d A4
                                              RES 4,(IY+d),H*
                                                                   FDCB d EE
                                                                               SET 5,(IY+d)
FDCB d 5B
            BIT 3.(IY+d)*
                                 FDCB d A5
                                              RES 4.(IY+d).L*
                                                                   FDCB d EF
                                                                               SET 5.(IY+d).A*
```

| FDCB d F0 FDCB d F1 FDCB d F2 FDCB d F3 FDCB d F4 FDCB d F5 FDCB d F6 | SET 6, (IY+d), B* SET 6, (IY+d), C* SET 6, (IY+d), D* SET 6, (IY+d), E* SET 6, (IY+d), H* SET 6, (IY+d), L* SET 6, (IY+d) | FDCB d F8 FDCB d F9 FDCB d FA FDCB d FB FDCB d FC FDCB d FD FDCB d FE | SET 7, (IY+d), B* SET 7, (IY+d), C* SET 7, (IY+d), D* SET 7, (IY+d), E* SET 7, (IY+d), H* SET 7, (IY+d), L* SET 7, (IY+d) | FDE1 FDE3 FDE5 FDE9 FDF9 FE n FF | POP IY EX (SP),IY PUSH IY JP (IY) LD SP,IY CP n RST 38H |
|---|---|---|---|--|---|
| FDCB d F7 | SET 6,(IY+d),A* | FDCB d FF | SET 7,(IY+d),A* | | 1001 |

Chapter 10

GNU Free Documentation License

Version 1.1, March 2000

Copyright © 2000 Free Software Foundation, Inc. 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA Everyone is permitted to copy and distribute verbatim copies of this license document, but changing it is not allowed.

Preamble

The purpose of this License is to make a manual, textbook, or other written document "free" in the sense of freedom: to assure everyone the effective freedom to copy and redistribute it, with or without modifying it, either commercially or noncommercially. Secondarily, this License preserves for the author and publisher a way to get credit for their work, while not being considered responsible for modifications made by others.

This License is a kind of "copyleft", which means that derivative works of the document must themselves be free in the same sense. It complements the GNU General Public License, which is a copyleft license designed for free software.

We have designed this License in order to use it for manuals for free software, because free software needs free documentation: a free program should come with manuals providing the same freedoms that the software does. But this License is not limited to software manuals; it can be used for any textual work, regardless of subject matter or whether it is published as a printed book. We recommend this License principally for works whose purpose is instruction or reference.

10.1 Applicability and Definitions

This License applies to any manual or other work that contains a notice placed by the copyright holder saying it can be distributed under the terms of this License. The "Document", below, refers to any such manual or work. Any member of the public is a licensee, and is addressed as "you".

A "Modified Version" of the Document means any work containing the Document or a portion of it, either copied verbatim, or with modifications and/or translated into another language.

A "Secondary Section" is a named appendix or a front-matter section of the Document that deals exclusively with the relationship of the publishers or authors of the Document to the Document's overall subject (or to related matters) and contains nothing that could fall directly within that overall subject. (For example, if the Document is in part a textbook of mathematics, a Secondary Section may not explain any mathematics.) The relationship could be a matter of historical connection with the subject or with related matters, or of legal, commercial, philosophical, ethical or political position regarding them.

The "Invariant Sections" are certain Secondary Sections whose titles are designated, as being those of Invariant Sections, in the notice that says that the Document is released under this License.

The "Cover Texts" are certain short passages of text that are listed, as Front-Cover Texts or Back-Cover Texts, in the notice that says that the Document is released under this License.

A "Transparent" copy of the Document means a machine-readable copy, represented in a format whose specification is available to the general public, whose contents can be viewed and edited directly and straightforwardly with generic text editors or (for images composed of pixels) generic paint programs or (for drawings) some widely available drawing editor, and that is suitable for input to text formatters or for automatic translation to a variety of formats suitable for input to text formatters. A copy made in an otherwise Transparent file format whose markup has been designed to thwart or discourage subsequent modification by readers is not Transparent. A copy that is not "Transparent" is called "Opaque".

Examples of suitable formats for Transparent copies include plain ASCII without markup, Texinfo input format, LATEX input format, SGML or XML using a publicly available DTD, and standard-conforming simple HTML designed for human modification. Opaque formats include PostScript, PDF, proprietary formats that can be read and edited only by proprietary word processors, SGML or XML for which the DTD and/or processing tools are not generally available, and the machine-generated HTML produced by some word processors for output purposes only.

The "Title Page" means, for a printed book, the title page itself, plus such following pages as are needed to hold, legibly, the material this License requires to appear in the title page. For works in formats which do not have any title page as such, "Title Page" means the text near the most prominent appearance of the work's title, preceding the beginning of the body of the text.

10.2 Verbatim Copying

You may copy and distribute the Document in any medium, either commercially or noncommercially, provided that this License, the copyright notices, and the license notice saying this License applies to the Document are reproduced in all copies, and that you add no other conditions whatsoever to those of this

License. You may not use technical measures to obstruct or control the reading or further copying of the copies you make or distribute. However, you may accept compensation in exchange for copies. If you distribute a large enough number of copies you must also follow the conditions in section 3.

You may also lend copies, under the same conditions stated above, and you may publicly display copies.

10.3 Copying in Quantity

If you publish printed copies of the Document numbering more than 100, and the Document's license notice requires Cover Texts, you must enclose the copies in covers that carry, clearly and legibly, all these Cover Texts: Front-Cover Texts on the front cover, and Back-Cover Texts on the back cover. Both covers must also clearly and legibly identify you as the publisher of these copies. The front cover must present the full title with all words of the title equally prominent and visible. You may add other material on the covers in addition. Copying with changes limited to the covers, as long as they preserve the title of the Document and satisfy these conditions, can be treated as verbatim copying in other respects.

If the required texts for either cover are too voluminous to fit legibly, you should put the first ones listed (as many as fit reasonably) on the actual cover, and continue the rest onto adjacent pages.

If you publish or distribute Opaque copies of the Document numbering more than 100, you must either include a machine-readable Transparent copy along with each Opaque copy, or state in or with each Opaque copy a publicly-accessible computer-network location containing a complete Transparent copy of the Document, free of added material, which the general network-using public has access to download anonymously at no charge using public-standard network protocols. If you use the latter option, you must take reasonably prudent steps, when you begin distribution of Opaque copies in quantity, to ensure that this Transparent copy will remain thus accessible at the stated location until at least one year after the last time you distribute an Opaque copy (directly or through your agents or retailers) of that edition to the public.

It is requested, but not required, that you contact the authors of the Document well before redistributing any large number of copies, to give them a chance to provide you with an updated version of the Document.

10.4 Modifications

You may copy and distribute a Modified Version of the Document under the conditions of sections 2 and 3 above, provided that you release the Modified Version under precisely this License, with the Modified Version filling the role of the Document, thus licensing distribution and modification of the Modified Version to whoever possesses a copy of it. In addition, you must do these things in the Modified Version:

• Use in the Title Page (and on the covers, if any) a title distinct from that of the Document, and from those of previous versions (which should, if there were any, be listed in the History section of the Document). You

CHAPTER 10. GNU FREE DOCUMENTATION LICENSE

may use the same title as a previous version if the original publisher of that version gives permission.

- List on the Title Page, as authors, one or more persons or entities responsible for authorship of the modifications in the Modified Version, together with at least five of the principal authors of the Document (all of its principal authors, if it has less than five).
- State on the Title page the name of the publisher of the Modified Version, as the publisher.
- Preserve all the copyright notices of the Document.
- Add an appropriate copyright notice for your modifications adjacent to the other copyright notices.
- Include, immediately after the copyright notices, a license notice giving the public permission to use the Modified Version under the terms of this License, in the form shown in the Addendum below.
- Preserve in that license notice the full lists of Invariant Sections and required Cover Texts given in the Document's license notice.
- Include an unaltered copy of this License.
- Preserve the section entitled "History", and its title, and add to it an item stating at least the title, year, new authors, and publisher of the Modified Version as given on the Title Page. If there is no section entitled "History" in the Document, create one stating the title, year, authors, and publisher of the Document as given on its Title Page, then add an item describing the Modified Version as stated in the previous sentence.
- Preserve the network location, if any, given in the Document for public access to a Transparent copy of the Document, and likewise the network locations given in the Document for previous versions it was based on. These may be placed in the "History" section. You may omit a network location for a work that was published at least four years before the Document itself, or if the original publisher of the version it refers to gives permission.
- In any section entitled "Acknowledgements" or "Dedications", preserve the section's title, and preserve in the section all the substance and tone of each of the contributor acknowledgements and/or dedications given therein.
- Preserve all the Invariant Sections of the Document, unaltered in their text
 and in their titles. Section numbers or the equivalent are not considered
 part of the section titles.
- Delete any section entitled "Endorsements". Such a section may not be included in the Modified Version.
- Do not retitle any existing section as "Endorsements" or to conflict in title with any Invariant Section.

If the Modified Version includes new front-matter sections or appendices that qualify as Secondary Sections and contain no material copied from the Document, you may at your option designate some or all of these sections as invariant. To do this, add their titles to the list of Invariant Sections in the Modified Version's license notice. These titles must be distinct from any other section titles.

You may add a section entitled "Endorsements", provided it contains nothing but endorsements of your Modified Version by various parties – for example, statements of peer review or that the text has been approved by an organization as the authoritative definition of a standard.

You may add a passage of up to five words as a Front-Cover Text, and a passage of up to 25 words as a Back-Cover Text, to the end of the list of Cover Texts in the Modified Version. Only one passage of Front-Cover Text and one of Back-Cover Text may be added by (or through arrangements made by) any one entity. If the Document already includes a cover text for the same cover, previously added by you or by arrangement made by the same entity you are acting on behalf of, you may not add another; but you may replace the old one, on explicit permission from the previous publisher that added the old one.

The author(s) and publisher(s) of the Document do not by this License give permission to use their names for publicity for or to assert or imply endorsement of any Modified Version.

10.5 Combining Documents

You may combine the Document with other documents released under this License, under the terms defined in section 4 above for modified versions, provided that you include in the combination all of the Invariant Sections of all of the original documents, unmodified, and list them all as Invariant Sections of your combined work in its license notice.

The combined work need only contain one copy of this License, and multiple identical Invariant Sections may be replaced with a single copy. If there are multiple Invariant Sections with the same name but different contents, make the title of each such section unique by adding at the end of it, in parentheses, the name of the original author or publisher of that section if known, or else a unique number. Make the same adjustment to the section titles in the list of Invariant Sections in the license notice of the combined work.

In the combination, you must combine any sections entitled "History" in the various original documents, forming one section entitled "History"; likewise combine any sections entitled "Acknowledgements", and any sections entitled "Dedications". You must delete all sections entitled "Endorsements."

10.6 Collections of Documents

You may make a collection consisting of the Document and other documents released under this License, and replace the individual copies of this License in the various documents with a single copy that is included in the collection, provided that you follow the rules of this License for verbatim copying of each of the documents in all other respects.

You may extract a single document from such a collection, and distribute it individually under this License, provided you insert a copy of this License into the extracted document, and follow this License in all other respects regarding verbatim copying of that document.

10.7 Aggregation With Independent Works

A compilation of the Document or its derivatives with other separate and independent documents or works, in or on a volume of a storage or distribution medium, does not as a whole count as a Modified Version of the Document, provided no compilation copyright is claimed for the compilation. Such a compilation is called an "aggregate", and this License does not apply to the other self-contained works thus compiled with the Document, on account of their being thus compiled, if they are not themselves derivative works of the Document.

If the Cover Text requirement of section 3 is applicable to these copies of the Document, then if the Document is less than one quarter of the entire aggregate, the Document's Cover Texts may be placed on covers that surround only the Document within the aggregate. Otherwise they must appear on covers around the whole aggregate.

10.8 Translation

Translation is considered a kind of modification, so you may distribute translations of the Document under the terms of section 4. Replacing Invariant Sections with translations requires special permission from their copyright holders, but you may include translations of some or all Invariant Sections in addition to the original versions of these Invariant Sections. You may include a translation of this License provided that you also include the original English version of this License. In case of a disagreement between the translation and the original English version of this License, the original English version will prevail.

10.9 Termination

You may not copy, modify, sublicense, or distribute the Document except as expressly provided for under this License. Any other attempt to copy, modify, sublicense or distribute the Document is void, and will automatically terminate your rights under this License. However, parties who have received copies, or rights, from you under this License will not have their licenses terminated so long as such parties remain in full compliance.

10.10 Future Revisions of This License

The Free Software Foundation may publish new, revised versions of the GNU Free Documentation License from time to time. Such new versions will be similar in spirit to the present version, but may differ in detail to address new problems or concerns. See http://www.gnu.org/copyleft/.

CHAPTER 10. GNU FREE DOCUMENTATION LICENSE

Each version of the License is given a distinguishing version number. If the Document specifies that a particular numbered version of this License "or any later version" applies to it, you have the option of following the terms and conditions either of that specified version or of any later version that has been published (not as a draft) by the Free Software Foundation. If the Document does not specify a version number of this License, you may choose any version ever published (not as a draft) by the Free Software Foundation.