TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic

T6A04A

Column and Row Driver LSI for a Dot Matrix Graphic LCD

The T6A04A is a driver for a small-to-medium-sized scale dot matrix graphic LCD. It includes the functions of the T9841B (column driver) and the T9842B (row driver). It has an 8-bit interface circuit and can be operated with an 80-Series MPU. It generates all the timing signals for the display with an on-chip oscillator. It receives 8-bit data from an MPU, latches the data to an on-chip RAM, and displays the image on the LCD (the data in the display RAM correspond to the dots on the display). The device has 120 column driver outputs and 64 row driver outputs enabling it to drive a 120-dot by 64-dot LCD. In addition, there are resistors to divide the bias voltage, a power supply op-amp, DC-DC converter (+5 V \rightarrow –5 V) and contrast control circuit, enabling the LCD to be driven by a single power supply. The device can be connected to another T6A04A to drive a 240-dot by 64-dot LCD.

| | | Unit: mm |
|------------|------|----------|
| T6A04A | Lead | Pitch |
| 104044 | IN | OUT |
| (UAW, 6NS) | 1.0 | 0.28 |
| (UEM, 7NS) | 0.4 | 0.4 |

Please contact Toshiba or an authorized Toshiba dealer for information on package dimensions.

TCP (Tape Carrier Package)

Features

• On-chip display RAM capacity $: 120 \times 64 = 7.5 \text{ kbits}$

Display RAM data

(1) Display data = 1..... LCD turns on.

(2) Display data = 0..... LCD turns off.

• 1/64 duty cycle

Word length of display data can be switched between eight bits and six bits according to the character font.

• LCD driver outputs : 120 column driver outputs and 64 row driver outputs

• Interface with 80-series MPU

• On-chip oscillator with one external resistor

• Low power consumption

• On-chip resistors to divide bias voltage, on-chip operational amplifier for LCD supply, on-chip DC-DC converter, on-chip contrast control circuit


• CMOS process

• Operating voltage : 4.5 to 5.5 V

Operating voltage for LCD drive signal: VDD - VEE = 16.0 V (max)
 Package : TCP (tape carrier package)


TOSHIBA

Block Diagram



2002-03-06

Pin Assignment



Note 1: The above diagram shows the pin configuration of the LSI chip; it does not show the configuration of the tape carrier package.



Pin Functions

| Pin Name | I/O | Functions |
|----------------|--------|---|
| SEG1 to SEG120 | Output | Column driver output |
| | | Row driver output |
| | | Disable expansion mode (EXP = L, M/S = H) → COM1 to COM64 are enabled. |
| COM1 to COM64 | Output | Enable expansion mode/master mode (EXP = H, M/S = H) → COM1 to COM32 are enabled and COM33 to COM64 are disabled. |
| | | Enable expansion mode/slave mode (EXP = H, M/S = L) → COM1 to COM32 are disabled and COM33 to COM64 are enabled. |
| | | Input/output for shift clock pulse |
| CL | I/O | Master mode (M/S = H) → Output |
| | | • Slave mode $(M/S = L) \rightarrow Input$ |
| | | Input/output for frame signal |
| М | I/O | Master mode (M/S = H) → Output |
| | | • Slave mode $(M/S = L) \rightarrow Input$ |
| | | Input/output for display synchronous signal |
| FRM | I/O | Master mode (M/S = H) → Output |
| | | • Slave mode $(M/S = L) \rightarrow Input$ |
| | | Input/output system clock signal |
| Ρφ, φΑ, φΒ | I/O | Master mode (M/S = H) → Output |
| | | • Slave mode $(M/S = L) \rightarrow Input$ |
| | | Input/output row signal data |
| COMD | I/O | Master mode (M/S = H) → Output |
| | | Slave mode (M/S = L) → Input |
| DB0 to DB7 | I/O | Data bus |
| | | Input for data/instruction select signal |
| D/I | Input | D/I = H → indicates that the data on DB0 to DB7 is display data. |
| | · | D/I = L → indicates that the data on DB0 to DB7 is control data. |
| | | Input for write select signal |
| WR | Input | |
| | · | |
| | | Input for chip enable signal |
| /CE | Input | |
| | · | |
| | | Input for reset signal |
| /RST | Input | |
| | | Input for standby signal |
| (OTD | | Usually connected to V _{DD} |
| /STB | Input | |
| FS1, FS2 | Input | Input for frequency selection |
| - , | F-2 | Input for expansion mode selection |
| EXP | Input | M/S = H → enables expansion mode. Two chips can be used together. |
| | pat | M/S = L → disables expansion mode. |
| | | - III C - L / Gloubles expansion mode. |



| Pin Name | I/O | Functions | | | | | | | | | |
|--------------------------------------|-------|---|--|----------------|------|--|--|--|--|--|--|
| M/S | Input | Input for master/slave selection M/S = H → T6A04A is master chip. M/S = L → T6A04A is slave chip. | | | | | | | | | |
| OSC1, OSC2 | _ | , | When using the internal clock oscillator, connect a resistor between OSC1 and OSC2. When using an external clock, connect the clock as input to OSC1 and leave OSC2 open. | | | | | | | | |
| | | Input for LCD drive bias selection | | | _ | | | | | | |
| | | LCD drive bias selection is shown in the following table | R ₂ | R ₁ | Bias | | | | | | |
| D. D. | | | 0 | 0 | 1/6 | | | | | | |
| R ₁ , R ₂ | _ | | 0 | 1 | 1/7 | | | | | | |
| | | | 1 | 0 | 1/8 | | | | | | |
| | | | 1 | 1 | 1/9 | | | | | | |
| C ₁ , C ₂ | _ | Connected by a capacitor for DC-DC converter | | | | | | | | | |
| VIN | _ | Input for DC-DC converter. Connect to V _{DD} . | | | | | | | | | |
| Vout | _ | DC-DC converter output | | | | | | | | | |
| VEE | _ | Power supply for LCD driver circuit | | | | | | | | | |
| | | When using on-chip DC-DC converter, connect VEE to V | OUT | | | | | | | | |
| | | Power supply for LCD driver circuit | | | | | | | | | |
| V _{LC1} to V _{LC5} | _ | • M/S = H \rightarrow bias voltage output | | | | | | | | | |
| | | M/S = L → bias voltage input | | | | | | | | | |
| V _{DD} | _ | Power supply for logic circuit | | | | | | | | | |
| Vss | | Ground: Reference | | | | | | | | | |
| PM | _ | Pre-frame signal for Toshiba T9841B | | | | | | | | | |
| /ф | _ | Output system clock for Toshiba T9841B | | | | | | | | | |

Function of Each Block

• Interface logic

The T6A04A can be operated with an 80-Series MPU.

Figure 1 shows an example of the interface.




Figure 1

• Input register

This register stores 8-bit data from the MPU. The D/I signal distinguishes between command data and display data.

Output register

This register stores 8-bit data from the display RAM. When display data is read, the display data specified by the address in the address counter is stored in this register. After that, the address is automatically incremented or decremented. Therefore, when an address is set, the correct data does not appear as the first data item that is read. The data in the specified address location appears as the second data item that is read.

X-address counter

The X-address counter is a 64-up/down counter. It holds the row address of a location in the display RAM. Writing data to or reading data from the display RAM causes the X-address to be automatically incremented or decremented.

Y-(page) address counter

The Y-(page) address counter is either a 15-up/down counter, when the word length is eight bits, or a 20-up/down counter, when the word length is six bits. It holds the column address of a location in the display RAM. Writing data to or reading data from the display RAM causes the Y-address to be automatically incremented or decremented.

• Z-address counter

The Z-address counter is a 64-up counter that provides the display RAM data for the LCD drive circuit. The data stored in the Z-address register is sent to the Z-address counter as the Z start address.

For instance, when the Z start address is 32, the counter increments as follows: 32, 33, 34 ..., 62, 63, 0, 1, 2 ... 30, 31, 32. Therefore, the display start line is line 32 of the display RAM.

Up/down register

The 1-bit datum stored in this register selects either Up or Down mode for the X-and Y-(page) address counters.

• Counter select register

The 1-bit datum stored in this register selects the X-address counter or Y-(page) address counter.

Display ON/OFF register

This 1-bit register holds the display ON/OFF state. In the OFF state, the output data from the display RAM is cleared. In the ON state, the display RAM data is displayed. The display ON/OFF state does not affect the data in the display RAM.

Z-address register

This 6-bit register holds the data which specifies the display start line. The data is loaded into the Z-address counter on the FRM signal. Using the Z-address register, vertical scrolling is possible.


6

Word length register

The 1-bit datum stored in this register selects the word length: eight bits per word or six bits per word.

• Word length change circuit

This circuit is controlled by the word length register. when the word length is eight bits, data is transferred eight bits at a time. When the word length is six bits, the data transfer method is shown in Figure 2 as follows:



*: INVALID

Figure 2

Oscillator

The T6A04A includes an on-chip oscillator. When using this oscillator, connect an external resistor between OSC1 and OSC2, as shown in Figure 3. When using an external clock, connect the clock input to OSC1 and leave OSC2 open.




Figure 3

• Timing generation circuit

This circuit divides the signals from the oscillator and generates the display timing signals and the operating clock signal.

Shift register

The T6A04A has two 32-bit shift registers. In disable expansion mode, both the shift registers are enabled. These two 32-bit shift registers can be combined to form a 64-bit shift register. In enable expansion mode the 32-bit shift register for COM1 to COM32 is enabled in master chip mode, and the 32-bit shift register for COM33 to COM64 is enabled in slave chip mode.

Latch circuit

The latch circuit latches data from the display RAM on the rising edge of the C_L signal.

• Column driver circuit

The column driver circuit consists of 120 driver circuits. One of the four LCD driving levels is selected by the combination of the M signal and the display data transferred from the latch circuit. Details of the column driver circuit are shown in Figure 4.




Figure 4

• Row driver circuit

The row driver circuit consists of 64 driver circuits. One of the four LCD driving levels is selected by the combination of the M signal and the data from the shift-register. Details of the row driver circuit are shown in Figure 5.




Figure 5

• DC-DC converter

The T6A04A has an on-chip DC-DC converter. When +5 V is applied to VIN, the DC-DC converter generates -5 V at VOUT. The voltage from VOUT will drop due to the load current for VEE.

This characteristic is defined in "Electrical Characteristics".

Normally the value of external capacitors is 1.0 μF ; this value may need some adjustment according to the application. When the T6A04A is in standby state, $V_{OUT} = 0$ V. See Figure 6.




Figure 6

When using an external power supply, input the voltage to VEE and leave the C1, C2 VOUT pins open.

9 2002-03-06

• Voltage divider resistors, contrast control circuit

The T6A04A has on-chip resistors which include op-amps, that divide the bias voltage, and a contrast control circuit. The voltage bias is modified by the values of R_1 and R_2 . One of four biases can be selected. These resistors and the contrast control circuit are shown in Figure 7 below.




Figure 7

Op-amp, op-amp control register

The T6A04A has five operational amplifiers which determine the LCD driving level. The power supplied by these op-amps is modified by the contents of the op-amp control register to match the LCD panel. The op-amp can also be controlled in such a way that it supplies full current on the rising edge of C_L and a reduced current otherwise.

To maintain good LCD contrast, connect a capacitor between the op-amp output and V_{DD} . The value of the capacitor should normally be in the range 0.1 to 1.0 μF .

10 2002-03-06

• Display RAM

The display RAM consists of $64 \text{ rows} \times 120 \text{ columns}$ for a total of 7680 cells. It is directly bit-mapped to the LCD. The relation between the display RAM and LCD is shown in Figure 8.

When the word length is set to eight bits, the display RAM is arranged in 15 pages and each page contains 64 words. When the word length is set to six bits, the display RAM is arranged in 20 pages and each page contains 64 words. See Figure 8.




Figure 8

(1) 8-bits-per-word mode

| | PAGE0 | PAGE1 | PAGE2 | Y- (page) Address | PAGE13 | PAGE14 |
|-----------|---------------------------------|-------|-------|-------------------|--------|--------|
| XAD0 | | | | T | | |
| XAD1 | D ₇ → D ₀ | | | | | |
| X-Address | | | | | | |
| XAD62 | | | | | | |
| XAD63 | | | | | | |

(2) 6-bits-per-word mode




Figure 9



Command Definitions

| Command Name | D/I | WR | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 | Function | | | |
|-----------------|-----|----|-----|-----|------------|-------|--------|-----------|-----------|-----|------------------------------------|--|--|--|
| DPE | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1/0 | Display ON (1)/OFF (0) | | | |
| 86E | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1/0 | Word Length: 8 bits (1)/6 bits (0) | | | |
| UDE | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1/0 | 1/0 | Counter Select: DB1 Y (1)/X (0) | | | |
| | | | | | | | | | | | Mode Select : DB0 UP (1)/DOWN (0) | | | |
| CHE | 0 | 0 | 0 | 0 | 0 | 1 | 1 | * | * | * | Test Mode Select | | | |
| OPA1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | * | 1/0 | 1/0 | Op-amp Power Control 1 | | | |
| OPA2 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | * | 1/0 | 1/0 | Op-amp Power Control 2 | | | |
| SYE | 0 | 0 | 0 | 0 | 1 | Y-(| (page) | Addres | s (0 to | 19) | Y-(page) Address Set | | | |
| SZE | 0 | 0 | 0 | 1 | | Z- | Addres | s (0 to 6 | 63) | | Z-Address Set | | | |
| SXE | 0 | 0 | 1 | 0 | | X-, | Addres | s (0 to 6 | 63) | | X-Address Set | | | |
| SCE | 0 | 0 | 1 | 1 | C | ONTRA | ST CO | NTROL | _ (0 to 6 | 63) | Contrast Set | | | |
| STRD | 0 | 1 | В | 8/6 | D | R | 0 | 0 | Y/X | U/D | Status Read | | | |
| DAWR | 1 | 0 | | | Write Data | | | | | | Display Data Write | | | |
| DARD | 1 | 1 | | | | Read | Data | | | | Display Data Read | | | |

^{*:} INVALID

• Display ON/OFF select (DPE)

| WR | D/I | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 | |
|----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | Dis |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | Dis |

Display ON (03H)
Display OFF (02H)

This command turns display ON/OFF. It does not affect the data in the display RAM.

Note 2: An L input on /RST turns display OFF.

• Word length 8 bits/6 bits select (86E)

| WR | D/I | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 | |
|----|-----|-----|-----|-----|-----|-----|-----|-----|-----|---|
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 8 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 6 |

8 Bits/Word Mode (01H) 6 Bits/Word Mode (00H)

This command sets the word length for display RAM data to eithers six bits or eight bits.

Note 3: An L input on /RST sets the word length to eight bits per word.

• X/Y (page) counter, up/down mode select (UDE)

| | /WR | D/I | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 | |
|---|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|---------------------------|
| | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | X-Counter/Down Mode (04H) |
| I | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | X-Counter/Up Mode (05H) |
| I | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | Y-Counter/Down Mode (06H) |
| | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | Y-Counter/Up Mode (07H) |

This command selects the counter and the up/down mode. For instance, when X-counter/up mode is selected, the X-address is incremented in response to every data read and write. However, when X-counter/up mode is selected, the address in the Y-(page) counter will not change. Hence the Y-address must be set (with the SYE command) before it can be changed.

Note 4: An L input to /RST sets the Y-counter to up mode.

• Test mode select (CHE)

| MR | D/I | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
|----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| 0 | 0 | 0 | 0 | 0 | 1 | 1 | * | * | * |

*: INVALID

This command selects the test mode. Do not use this command.

• Set Y-(page) address (SYE)

| WR | D/I | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
|----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| 0 | 0 | 0 | 0 | 1 | Α | Α | Α | Α | Α |

Range: 8-bit/Word: 20H to 2EH (page 0 to page 14)

6-bit/Word: 20H to 33H (page 0 to page 19)

When operating in 8-bits-per-word mode, this command selects one of the 15 pages from the display RAM. (Do not try to select a page outside this range.) When operating in 6-bits-per-word mode, this command selects one of the 20 pages from the display RAM.

Note 5: An L input to /RST sets the Y-address to page 0.

Set Z-address (SZE)

| MR | D/I | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
|----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| 0 | 0 | 0 | 1 | Α | Α | Α | Α | Α | Α |

Range: 40H to 7FH (ZAD0 to ZAD63)

This command sets the top row of the LCD screen, irrespective of the current X-address. For instance, when the Z-address is 32, the top row of the LCD screen is address 32 of the display RAM, and the bottom row of the LCD screen is address 31 of the display RAM.

Note 6: An L input to /RST sets the Z-address to 0.



• Set X-address (SXE)

| WR | D/I | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
|----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| 0 | 0 | 1 | 0 | Α | Α | Α | Α | Α | Α |

Range: 80H to BFH (XAD0 to XAD63)

This command sets the X-address (in the range 0 to 63). An L input to /RST sets the X-address to 0.

• Set contrast (SCE)

| WR | D/I | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
|----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| 0 | 0 | 1 | 1 | Α | Α | Α | Α | Α | Α |

Range: C0H to FFH

This command sets the contrast for the LCD. The LCD contrast can be set in 64 steps. The command C0H selects the brightest level; the command FFH selects the darkest.

• Op-amp control 1 (OPA1)

| WR | D/I | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 | |
|----|-----|-----|-----|-----|-----|-----|-----|-----|-----|----|
| 0 | 0 | 0 | 0 | 0 | 1 | 0 | * | Α | Α | *: |

Range: 10H to 13H (when DB2 = 0)

This command sets the power supply strength for the operational amplifier. This command selects one of four levels. The command 10H selects the lowest power supply strength and the command 13H selects the maximum strength.

INVALID

Note 7: An L input to /RST sets the op-amp power supply strength to the lowest level.


• Op-amp control 2 (OPA2)

| WR | D/I | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 | | |
|----|-----|-----|-----|-----|-----|-----|-----|-----|-----|----|-------|
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | * | Α | Α | *: | INVAL |

Range: 08H to 0BH (when DB2 = 0)

This command enhances the power supply strength of the operational amplifier over a short period from the rising edge of C_L. This command selects one of four levels of strength.

Note 8: An L input to /RST sets t to 0 for op-amp. See Figure 10.



The amplifier's strength is enhanced over the period denoted by \leftrightarrow , starting on the rising edge of C_L .

Figure 10



• Status read (STRD)

| WR | D/I | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
|----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| 1 | 0 | В | 8/6 | D | R | 0 | 0 | Y/X | U/D |

B (busy) : When B is 1, the T6A04A is executing an internal operation and no instruction can be accepted

except STRD.

When B is 0, the T6A04A can accept an instruction.

8/6 (word length): When 8/6 is 1, the word length of the display data is eight bits per word.

When 8/6 is 0, the word length of the display data is six bits per word.

D (display) : When D is 1, display is ON.

When D is 0, display is OFF.

R (reset) : When R is 1, the T6A04A is in reset state.

When R is 0, the T6A04A is in operating state.

Y/X (counter) : When Y/X is 1, the Y counter is selected.

When Y/X is 0, the X counter is selected.

U/D (up/down) : When U/D is 1, the X and Y counters are in up mode.

When U/D is 0, the X and Y counters are in down mode.

• Write/read display data (DAWR/DARD)

| WR | D/I | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
|----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| 0 | 1 | D | D | D | D | D | D | D | D |
| 1 | 1 | D | D | D | D | D | D | D | D |

DAWR: Display Data Write
DARD: Display Data Read

The command DAWR writes the display data to the display RAM. The command DARD outputs the display data from the display RAM. However, when a data read is executed, the correct data does not appear on the first data reading. Therefore, ensure that the T6A04A performs a dummy data read before reading the actual data.

Function Description

• X-address counter and Y-(page) address counter

Figure 11-1 shows a sample operation involving the X-address counter.

After Reset is executed, the X-address (XAD) becomes 0, then X-counter/up mode is selected. Next, the X-address is set to 62 using the SXE command.

After data has been written or read, the X-address is automatically incremented by 1.

After X-counter/down mode has been selected and data has been written or read, the X-address is automatically decremented by 1.

When the X-counter is selected, the Y-counter is not incremented or decremented.




Figure 11-1

Figure 11-2 shows a sample operation involving the Y-address counter in 8-bit word length mode.

After Reset is executed, the Y-(page) address (page) becomes 0, then Y-(page) counter/up mode and 8-bit word length mode are selected. After data has been written or read, the Y-(page) address counter is automatically incremented by 1.

After Y-(page) counter/down mode has been selected and data has been written or read, the Y-(page) address is automatically decremented by 1.

When the Y-(page) counter is selected, the X-counter is not incremented or decremented.




Figure 11-2

When operating in 6-bit word length mode, the Y-(page) address counter can court up to 19.

If Page = 18 in up mode, after data has been written or read, the Y-(page) address (page) becomes 0.

If Page = 0 in down mode, after data has been written or read, the Y-(page) address (page) becomes 18.

• Data read

When reading data, there are some cases when dummy data must be read. This is because when the data read command invoked, the data pointed to by the address counter is transferred to the output register; the contents of the output register are then transferred by the next data read command.

Therefore when reading data straight after power-on or straight after an address-setting command, such as SYE or SXE, a dummy data read must be performed. See Figure 12.




Figure 12

Reset function

When /RST = L, the reset function is executed and the following settings are mode.

- (3) DisplayOFF
- (4) Word length......8 bits/word
- (5) Counter mode......Y-counter/up mode
- (6) Y-(page) address......Page = 0
- (7) X-address XAD = 0
- (8) Z-address.....ZAD = 0
- (9) Op-amp1 (OPA1).....min
- (10) Op-amp2 (OPA2).....min

· Standby function

When /STB = L, the T6A04A is in standby state. The internal oscillator is stopped, power consumption is reduced, and the power supply level for the LCD (V_{LC1} to V_{LC5}) becomes V_{DD}.

· Busy flag

When the T6A04A is executing an internal operation (other than the STRD command), the busy flag is set to logical H. The state of the busy flag is output in response to the STRD command. While the busy flag is H, no instruction can be accepted (except the STRD command). The busy state period (T) is as follows.

 $2/\text{fosc} \le T \le 4/\text{fosc}$ [seconds] fosc: Frequency of OSC1



• Oscillation frequency

The frequency select pins (FS1 and FS2), are used to set the relation between the oscillation frequency (f_{OSC}) and frame frequency (f_M), as shown in the table below.

| R _f (kΩ) | fOSC (kHz) | f/φ (kHz) | fFRM (Hz) | f _M (Hz) | FS1 | FS2 |
|---------------------|------------|-----------|-----------|---------------------|-----|-----|
| 1000 | 26.88 | 13.44 | 70 | 35 | 0 | 0 |
| 480 | 53.76 | 26.88 | 70 | 35 | 1 | 0 |
| 105 | 215.00 | 107.50 | 70 | 35 | 0 | 1 |
| 50 | 430.10 | 215.00 | 70 | 35 | 1 | 1 |

Note 9: The resistance values are typical values.

The oscillation frequency depends on how the device is mounted. It is necessary to adjust the oscillation frequency to a target value.

• Expansion function

The T6A04A's expansion function, allows two, T6A04As to drive an LCD panel of up to 240 by 64 dots. The table below shows the functions which can be selected with the M/S and EXP pins.

| | | M/S | | | | | | | | |
|-----|---|---|---|--|--|--|--|--|--|--|
| | | Н | L | | | | | | | |
| | | | Two-chip mode (enable expansion mode) | | | | | | | |
| | | Two-chip mode (enable expansion mode) | Slave chip | | | | | | | |
| | Н | Master chip | COM33 to COM64 are available. | | | | | | | |
| EXP | | COM1 to COM32 are available. | Timing signals and power voltage are supplied from master chip. | | | | | | | |
| | | Single-chip mode (disable expansion mode) | Do not color | | | | | | | |
| | L | COM1 to COM32 are available. | Do not select. | | | | | | | |

Figures 13-1 and -2 illustrate application examples of disable expansion mode and enable expansion mode. Enable Expansion Mode (two-chip mode)

As shown in Figure 13-2, and Figure 14 the master chip supplies the LCD drive signals and power voltage to the slave chip (the oscillator, the timing circuits, op-amp and contrast control circuit are disabled).

COM1 to COM32 of the master chip and COM33 to COM64 of the slave chip are available (COM33 to COM64 of the master chip and COM1 to COM32 of the slave chip are disabled).

The T9841B is available as an expansion driver for the T6A04A (a T6A04A and T9841B can drive a 200×64 -dot LCD panel).

(1) Disable expansion mode




Figure 13-1

(2) Expansion mode




Figure 13-2





Figure 14

19 2002-03-06

LCD Driver Waveform



Absolute Maximum Ratings (Ta = 25°C)

| Characteristics | Symbol | Rating | Unit |
|-----------------------|---|---|------|
| Supply voltage (1) | V _{DD} (Note 10) | -0.3 to 7.0 | V |
| Supply voltage (2) | V _{LC1} , 2, 3, 4, 5 V _{EE} (Note 12) | V _{DD} – 18.0 to V _{DD} + 0.3 | V |
| Input voltage | V _{IN} (Note 10, 11) | -0.3 to V _{DD} + 0.3 | V |
| Operating temperature | T _{opr} | –20 to 75 | °C |
| Storage temperature | T _{stg} | -55 to 25 | °C |

Note 10: Referenced to V_{SS} = 0 V

Note 11: Applies to all data bus pins and input pins except V_{EE} , V_{LC1} , V_{LC2} , V_{LC3} , V_{LC4} and V_{LC5} .

Note 12: Ensure that the following condition is always maintained. $V_{DD} \geqq V_{LC1} \geqq V_{LC2} \geqq V_{LC3} \geqq V_{LC4} \geqq V_{LC5} \geqq V_{EE}$

20 2002-03-06



Electrical Characteristics

DC Characteristics

Test Conditions (Unless Otherwise Noted, $V_{SS} = 0$ V, $V_{DD} = 5.0$ V \pm 10%, $V_{LC5} = 0$ V, $T_{a} = -20$ to 75° C)

| Characte | eristics | Symbol | Test Circuit | Test Condition | Min | Тур. | Max | Unit | PIN Name | |
|-------------------------------|------------|-------------------------------------|-----------------|---|---------------------------|------|--------------------------|------|--|--|
| Operating supp | oly (1) | V_{DD} | _ | _ | 4.5 | | 5.5 | V | V_{DD}, V_{IN} | |
| Operating supp | oly (2) | V _{LC5} V _{EE} | _ | | V _{DD} - 16.0 | | V _{DD} - 4.0 | ٧ | V _{EE} , V _{LC5} | |
| Input | H level | V _{IH1} | — | _ | 0.7 V _{DD} | _ | V _{DD} | V | M/S, EXP, R ₁ , R ₂ , C _L , M, FRM, φA, φB, | |
| voltage (1) | L level | V _{IL1} | _ | | 0 | | 0.3 V _{DD} | ٧ | COMD, FS1, FS2, P¢ | |
| Input | H level | V _{IH2} | _ | | 2.2 | | V_{DD} | V | DB0 to DB7, D/I, /WR, /CE, | |
| voltage (2) | L level | V_{IL2} | _ | _ | 0 | _ | 0.8 | V | /RST, /STB | |
| Output voltage (1) | H level | V _{OH1} | _ | $I_{OH} = -400 \ \mu A$ | V _{DD} - 0.4 | | V _{DD} | V | C _L , M, FRM, Pφ, COMD, | |
| voitage (1) | L level | V _{OL1} | _ | $I_{OL}=400~\mu\text{A}$ | 0 | | 0.4 | | φΑ, φΒ | |
| Output | H level | H level V _{OH2} | | $I_{OH} = -205~\mu A$ | 2.4 | | V_{DD} | V | D/I, /WR, /CE, DB0 to DB7, | |
| voltage (2) | L level | V_{OL2} | _ | $I_{OL} = 1.6 \text{ mA}$ | 0 | _ | 0.4 | V | /RST, /STB | |
| Column output resistance | | Rcol | _ | $V_{DD} - V_{LC5} = 11.0 \text{ V}$ Load current = $\pm 100 \mu A$ | _ | _ | 7.5 | kΩ | SEG1 to SEG120 | |
| Row output res | sistance | Rrow | _ | $V_{DD} - V_{LC5} = 11.0 \text{ V}$ Load current = $\pm 100 \ \mu\text{A}$ | _ | _ | 1.5 | kΩ | COM1 to COM64 | |
| Input leakage | | I _{IL} | _ | $V_{IN} = V_{DD}$ to GND | -1 | _ | 1 | μΑ | M/S, EXP, R ₁ , R ₂ , C _L , M, FRM, D/I, /WR, COMD, /CE, DB0 to DB7, /STB, /RST, FS1, FS2, Pφ, φA, φB | |
| Operating freq. | | f ϕ | | _ | 10 | _ | 250 | kHz | /φ | |
| External clock | freq. | f _{ex} | _ | | 20 | | 500 | kHz | OSC1 | |
| External clock | duty | f _{duty} | _ | | 45 | 50 | 55 | % | OSC1 | |
| External clock rise/fall time | | t _r /t _f | | _ | _ | _ | 50 | ns | V_{DD} | |
| Current consumption (1) | | I _{DD1} | _ | (Note 13) | _ | 850 | 1400 | μΑ | V_{DD} | |
| Current consumption (2) | | I _{DD2} | _ | (Note 14) | _ | 950 | 1600 | μΑ | V_{DD} | |
| Current consur | mption (3) | I _{DDSTB} | — | (Note 15) | -1 | — | 1 | μΑ | V_{DD} | |
| Output voltage | | Vo | 1 | (Note 16) | -4.0 | -4.2 | _ | V | V _{OUT} | |

Note 13: V_{DD} = 5.0 V \pm 10%, V_{EE} = V_{OUT} (from DC-DC converter)

Master mode, no data access

 $R_f = 47 \text{ k}\Omega$, no load

1/9 bias, FS1, 2 = H, op-amp strength at minimum level

Note 14: $V_{DD} = 5.0 \text{ V} \pm 10\%$, $V_{EE} = V_{OUT}$ (from DC-DC Converter)

Master mode, data access cycle $f_{/CE} = 1 \text{ MHz}$

 $R_f = 47 \text{ k}\Omega$, No load

1/9 bias, FS1, 2 = H, op-amp strength at minimum level

Note 15: $V_{DD} = 5.0 \text{ V} \pm 10\%$, $V_{DD} - V_{EE} = 16 \text{ V}$


Master mode, /STB = L

Note 16: $V_{IN} = 5.0 \text{ V}$, ILoad = 500 μA , $V_{EE} = -5.0 \text{ V}$ (external power supply) C_1-C_2 = 1.0 $\mu F,~V_{IN}-V_{OUT}$ = 1.0 $\mu F,~R$ = 47 $k\Omega,~Ta$ = 25°C




Test Circuit

1.



AC Characteristics




Test Conditions (Unless Otherwise Noted, $V_{SS} = 0$ V, $V_{DD} = 5.0$ V \pm 10%, $T_{a} = -20$ to 75°C)

| Characteristics | Symbol | Min | Max | Unit |
|-----------------------|-----------------------------------|-----|-----|------|
| Enable cycle time | t _{cycE} | 500 | _ | ns |
| Enable pulse width | PWEL | 220 | _ | ns |
| Enable rise/fall time | t _{Er} , t _{Ef} | _ | 20 | ns |
| Address set-up time | t _{AS} | 40 | _ | ns |
| Address hold time | t _{AH} | 0 | _ | ns |
| Data set-up time | t _{DS} | 60 | _ | ns |
| Data hold time | t _{DHW} | 10 | _ | ns |
| Data delay time | t _{DD} (Note 17) | _ | 200 | ns |
| Data hold time | t _{DHR} (Note 17) | 10 | _ | ns |

Note 17: With load circuit connected

Load Circuit



 $R_L = 2.4 \text{ k}\Omega$


 $R = 11 \text{ k}\Omega$

C = 130 pF (including wiring capacitance)

D=1S1588

Application Circuit

- (1) T6A04A single-chip mode
- Oscillation frequency is at a minimum.
 - LCD drive bias is 1/9.
- DC-DC converter is used.




23

2002-03-06

TOSHIBA

Application Circuit

- (2) T6A04A two-chip mode
- Oscillation frequency is at a minimum.
 - LCD drive bias is 1/9.
- DC-DC converter is used.



24

RESTRICTIONS ON PRODUCT USE

000707EBE

- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk.
- Polyimide base film is hard and thin. Be careful not to injure yourself on the film or to scratch any other parts with
 the film. Try to design and manufacture products so that there is no chance of users touching the film after
 assembly, or if they do, that there is no chance of them injuring themselves. When cutting out the film, try to
 ensure that the film shavings do not cause accidents. After use, treat the leftover film and reel spacers as
 industrial waste.
- Light striking a semiconductor device generates electromotive force due to photoelectric effects. In some cases this can cause the device to malfunction.
 - This is especially true for devices in which the surface (back), or side of the chip is exposed. When designing circuits, make sure that devices are protected against incident light from external sources. Exposure to light both during regular operation and during inspection must be taken into account.
- The products described in this document are subject to the foreign exchange and foreign trade laws.
- The information contained herein is presented only as a guide for the applications of our products. No
 responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other
 rights of the third parties which may result from its use. No license is granted by implication or otherwise under
 any intellectual property or other rights of TOSHIBA CORPORATION or others.
- The information contained herein is subject to change without notice.