Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

T4 async support #45

merged 2 commits into from Feb 3, 2019


None yet
2 participants
Copy link

commented Jan 31, 2019

Asynch SPI.transfer support for Teensy 4.0 beta board.

Includes "hack" that if the tx_buffer address is > 0x20200000 it will call system function to flush the cache.

Likewise if the rx_buffer is > than same address it will call system function to delete the cache for that region...

KurtE added some commits Jan 31, 2019

First pass - Teensy 4 Async transfer support
Still testing and running into memory usage issues, but I think some of the basics are working.  Still need to do more testing, including verifying on larger buffers.
T4 - Async updates - Hack for high memory...
If a buffer is up in the high memory, that is either in the area marked DMARAM or created by malloc and you try to do a SPI transfer using DMA, the code detects the addresses >= 0x20200000 and then calls the system functions to either flush the cache or delete the cache on the read...

@PaulStoffregen PaulStoffregen merged commit 70c832a into PaulStoffregen:master Feb 3, 2019

@KurtE KurtE deleted the KurtE:T4_Async_Support branch Feb 3, 2019

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
You can’t perform that action at this time.