## **PART B**

## **Experiment 9. Realization of Logic Gates and Familiarization of Verilog**

- (a) Familiarization of the basic syntax of Verilog
- (b) Development of Verilog modules for basic gates and to verify truth tables.
- (c) Design and simulate the HDL code to realize three and four-variable Boolean functions

## **Experiment 10: Half adder and full adder**

- (a) Development of Verilog modules for half adder in 3 modeling styles (dataflow/structuralbehaviorall).
- (b) Development of Verilog modules for full adder in structural modeling using half adder.

## **Experiment 11: Mux and Demux in Verilog**

- (a) Development of Verilog modules for a 4x1 MUX.
- (b) Development of Verilog modules for a 1x4 DEMUX.

## **Experiment 12: Flipflops and shiftregisters**

- (a) Development of Verilog modules for SR, JK, T and D flip flops.
- (b) Development of Verilog modules for a Johnson/Ring counter

# EXPERIMENT 9 REALIZATION OF LOGIC GATES AND FAMILIARIZATION OF VERILOG

#### **AIM OF THE EXPERIMENT:**

- a) To familiarize the basic syntax of Verilog
- b) To develop Verilog modules for basic gates and to verify truth tables.
- c) To design and simulate the HDL code to realize three and four-variable Boolean functions

#### LEARNING OBJECTIVE:

After completing this experiment, the student will be able to:

• Implement basic gates using Verilog modules

#### **BRIEF DESCRIPTION:**

### INTRODUCTION IN VERILOG HDL

Verilog is a hardware description language (HDL) used to model electronic systems. The language supports the design, verification, and implementation of analog, digital, and mixed-signal circuits at various levels of abstraction. The language is case- sensitive, has a preprocessor like C, and the major control flow keywords, such as "if" and "while", are similar. The formatting mechanism in the printing routines and language operators and their precedence are also similar. The language differs in some fundamental ways. Verilog uses Begin/End instead of curly braces to define a block of code. The concept of time, so important to an HDL won't be found in C. The language differs from a conventional programming language in that the execution of statements is not strictly sequential.

A Verilog design consists of a hierarchy of modules defined with a set of input, output, and bidirectional ports. Internally, a module contains a list of wires and registers. Concurrent and sequential statements define the behaviour of the module by defining the relationships between the ports, wires, and registers. Sequential statements are placed inside a begin/end block and executed in sequential order within the block. But all concurrent statements and all begin/end blocks in the design are executed in parallel, qualifying Verilog as a Dataflow language. A module can also contain one or more instances of another module to define sub-behavior. A subset of statements in the language is synthesizable. If the modules in a design contain a netlist that describes the basic components and connections to be implemented in hardware only synthesizable statements, the software can be used to transform or synthesize the design into the netlist may then be transformed into, for example, a form describing the standard cells of an

integrated circuit (e.g., ASIC) or a bit stream for a programmable logic device (e.g., FPGA).


## INTRODUCTION TO EDA PLAYGROUND

EDA Playground gives engineers immediate hands-on exposure to simulating and synthesizing System Verilog, Verilog, VHDL, C++/System C, and other HDLs.

## **STEPS**


- 1. Log into EDA Playground
- 2. Login: Click the Login button (top right) Then either
  - I. Click on Google or Facebook or
  - II. Register by clicking on 'Register for a full account' (which enables all the simulators on EDA Playground)
- 3. Select "Icarus Verilog 0.9.7" in "Tools & Simulators" and select "Open EPWave after run" in Run Options.
- 4. In either the Design window pane, type the code, and in the Testbench window pane, type the testbench.
- 5. Click on 'Save' to save the design and 'Run' to run the design.
- 6. Th simulation will run on EDA Playground and load the resulting waves in EPWave

# AND Gate




2 Input AND gate			
Α	В	A.B	
0	0	0	
0	1	0	
1	0	0	
1	1	1	

<b>Structural Model</b>	<b>Data Flow</b>	Behavioural Model	TESTBENCH:
module	Model	module	module andstr_tb;
and_gate(x,y,z);	module	and_gate(x,y,z);	reg x,y;
input x,y;	and_gate(x,y,z);	input x,y;	wire z;
output z;	input x,y;	output z;	and_gate inst(.x(x),
and $g1(z,x,y)$ ;	output z;	reg z;	.y(y), .z(z));
endmodule	assign $z=(x\&y)$ ;	always@ $(x,y)z=x&y$	
	endmodule	endmodule	initial begin
			ф 1 — 6°1 (II 1 — 1II)
			\$dumpfile("dump.vcd");
			\$dumpvars;
			#30 \$finish; end
			end
			initial
			begin
			\$monitor(x,y,z);
			x<=0; y<=0; #5;
			x<=0; y<=1; #5;
			x<=1; y<=0; #5;
			x<=1; y<=1; #5;
			end
			endmodule




## OR Gate




2 Input OR gate		
Α	В	A+B
0	0	0
0	1	1
1	0	1
1	1	1

Structural Model	<b>Data Flow Model</b>	Behavioural Model	TEST BENCH:
module	module	module or_gate(x,y,z);	module or_tb;
or_gate(x,y,z);	or_gate(x,y,z);	input x,y;	reg x,y;
input x,y;	input x,y;	output z;	wire z;
output z;	output z;	reg z;	or_gate inst(.x(x), .y(y),
or $g1(z,x,y)$ ;	assign $z=(x y)$ ;	always@ $(x,y)z=x y;$	.z(z));
endmodule	endmodule	endmodule	
			initial begin
			\$dumpfile("dump.vcd");
			\$dumpvars;
			#100 \$finish;
			end
			initial
			begin \$monitor(x,y,z);
			x<=0; y<=0; #5;
			x<=0; y<=1; #5;
			x<=0, y<=1, #5, x<=1; y<=0; #5;
			x<=1; y<=1; #5;
			end (***)
			endmodule
			CHAIHOUUIC




# NOT Gate



NOT gate	
Α	Ā
0	1
1	0

Structural Model	Data Flow Model	BehaviouralModel	TESTBENCH:
<pre>module not_gate(x,z);</pre>	<pre>module not_gate(x,z);</pre>	<pre>module not_gate(x,z);</pre>	module notdf_tb;
input x;	input x;	input x;	reg x;
output z;	output z;	output z;	wire z;
not $g1(z,x)$ ;	assign z=!x;	reg z;	not_gate
endmodule	endmodule	always@(x)z=!x;	inst(.x(x),.z(z));
		endmodule	initial begin
			x=0;#5;
			x=1;#5;
			end
			endmodule




# **NOR Gate**



Input		Output
Α	В	A+B
0	0	1
0	1	0
1	0	0
1	1	0

Structural Model	<b>Data Flow Model</b>	Behavioral Model	TESTBENCH:
module	module	module	module nor_tb;
nor_gate(x,y,z);	nor_gate(x,y,z);	nor_gate(x,y,z);	reg x,y;
input x,y;	input x,y;	input x,y;	wire z;
output z;	output z;	output z;	$nor_gate inst(.x(x), .y(y),$
nor $g1(z,x,y)$ ;	assign $z=!(x y);$	reg z;	.z(z));
endmodule	endmodule	always@ $(x,y)z=!(x y);$	initial begin
		endmodule	<pre>\$dumpfile("dump.vcd");</pre>
			\$dumpvars;
			#30 \$finish;
			end
			initial
			begin
			\$monitor(x,y,z);
			x<=0; y<=0; #5;
			x<=0; y<=1; #5;
			x<=1; y<=0; #5;
			x<=1; y<=1; #5;
			end
			endmodule




## NAND Gate



Input		Output
А	В	$Y = \overline{A.B}$
0	0	1
0	1	1
1	0	1
1	1	0

<b>Structural Model</b>	<b>Data Flow Model</b>	<b>Behavioural Model</b>	TESTBENCH:
module	module	module	module nand_tb;
<pre>nand_gate(x,y,z);</pre>	<pre>nand_gate(x,y,z);</pre>	<pre>nand_gate(x,y,z);</pre>	reg x,y;
input x,y;	input x,y;	input x,y;	wire z;
output z;	output z;	output z;	nand_gate
nand $g1(z,x,y)$ ;	assign $z=!(x\&y);$	reg z;	inst(.x(x), .y(y), .z(z));
endmodule	endmodule	always@ $(x,y)z=!(x&y)$	initial begin
		);	\$dumpfile("dump.vcd");
		endmodule	\$dumpvars;
			#30 \$finish;
			end
			initial
			begin
			\$monitor(x,y,z);
			x<=0; y<=0; #5;
			x<=0; y<=1; #5;
			x<=1; y<=0; #5;
			x<=1; y<=1; #5;
			end
			endmodule




# **XOR** Gate




2 Input EXOR gate			
Α	B A⊕B		
0	0	0	
0	1	1	
1	0	1	
1	1	0	

Structural Model	Data Flow Model	Behavioural Model	TESTBENCH:
module	module	<pre>module xor_gate(x,y,z);</pre>	module xordf_tb;
<pre>xor_gate(x,y,z);</pre>	<pre>xor_gate(x,y,z);</pre>	input x,y;	reg x,y;
input x,y;	input x,y;	output z;	wire z;
output z;	output z;	reg z;	$xor_gate(.x(x),.y(y),.z(z));$
xor g1(z,x,y);	assign $z=(x^y)$ ;	always@ $(x,y)z=x^y;$	initial begin
endmodule	endmodule	endmodule	x=0; y=0; #5;
			x=0; y=1;#5;
			x=1; y=0;#5;
			x=1;y=1;#5;
			end
			endmodule



# **XNOR Gate**




2 Input EXNOR gate			
Α	В	Ā⊕B	
0	0	1	
0	1	0	
1	0	0	
1	1	1	


<b>Structural Model</b>	<b>Data Flow Model</b>	Behavioural Model	TESTBENCH:
module	module	module	module xnor_tb;
<pre>xnor_gate(x,y,z);</pre>	<pre>xnor_gate(x,y,z);</pre>	<pre>xnor_gate(x,y,z);</pre>	reg x,y;
input x,y;	input x,y;	input x,y;	wire z;
output z;	output z;	output z;	$xnor_gate inst(.x(x), .y(y),$
xnor g1(z,x,y);	assign $z=!(x^y);$	reg z;	.z(z));
endmodule	endmodule	always@ $(x,y)z=!(x^y);$	initial begin
		endmodule	<pre>\$dumpfile("dump.vcd");</pre>
			\$dumpvars;
			#30 \$finish;
			end
			initial
			begin
			\$monitor(x,y,z);
			x<=0; y<=0; #5;
			x<=0; y<=1; #5;
			x<=1; y<=0; #5;
			x<=1; y<=1; #5;
			end
			endmodule



c. To design and simulate the HDL code to realize three and four-variable Boolean functions



INPUTS			OUTPUT
x 2	xl	x0	F
0	0	0	1
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	0
1	1	1	1




Verilog code	Test Bench
module $f1(x2,x1,x0,f)$ ;	module f1_tb;
input x2,x1,x0;	reg x2,x1,x0;
output f;	wire f;
wire x;	f1  inst(.x2(x2),.x1(x1),.x0(x0),.f(f));
nand $u1(x,x2,x0)$ ;	initial begin
nand $u2(f,x,x1)$ ;	\$dumpfile("dump.vcd");
endmodule	\$dumpvars;
	#50 \$finish;
	end
	initial
	begin
	monitor(x2,x1,x0,f);
	x2<=0; x1<=0; x0<=0; #5;
	x2<=0; x1<=0; x0<=1; #5;
	x2 <= 0;  x1 <= 1;  x0 <= 0;  #5;
	x2 <= 0;  x1 <= 1;  x0 <= 1;  #5;
	x2 <= 1;  x1 <= 0;  x0 <= 0;  #5;
	x2<=1; x1<=0; x0<=1; #5;
	x2<=1; x1<=1; x0<=0; #5;
	x2 <=1;  x1 <=1;  x0 <=1;  #5;
	end
	endmodule




ii. Y = AB'CD+ABCD+A'BCD+ABCD'+ABC'D = ACD + BCD +ABC +ABD= CD(A+B) +AB(C+D)

INPUTS				OUTPUT
Α	В	С	D	S
0	0	0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	0
0	1	0	0	0
0	1	0	1	0
0	1	1	0	0
0	1	1	1	1
1	0	0	0	0
1	0	0	1	0
1	0	1	0	0
1	0	1	1	1
1	1	0	0	0
1	1	0	1	1
1	1	1	0	1
1	1	1	1	1



```
Test Bench
Verilog code
module f1(a,b,c,d,s);
                                      module f1 tb;
input a,b,c,d;
                                             reg a,b,c,d;
output s:
                                             wire s:
wire x1, x2, x3, x4, x5, x6;
                                       f1 \text{ inst}(.a(a),.b(b),.c(c),.d(d),.s(s));
and u1(x1,c,d);
                                      initial begin
                                        $dumpfile("dump.vcd");
 or u2(x2,a,b);
 and u3(x3,a,b);
                                        $dumpvars:
                                        #100 $finish;
 or u4(x4,c,d);
 and u5(x5,x1,x2);
                                      end
                                      initial
 and u6(x6,x3,x4);
 or u7(s,x5,x6);
                                       begin
endmodule
                                        $monitor(a,b,c,d,s);
                                             a<= 0; b<=0; c<=0; d<=0; #5;
                                             a<= 0; b<=0; c<=0; d<=1; #5;
                                             a<= 0; b<=0; c<=1; d<=0; #5;
                                             a \le 0; b \le 0; c \le 1; d \le 1; #5;
                                             a<= 0; b<=1; c<=0; d<=0; #5;
                                             a \le 0; b \le 1; c \le 0; d \le 1; #5;
                                             a<= 0; b<=1; c<=1; d<=0; #5;
                                             a \le 0; b \le 1; c \le 1; d \le 1; #5;
                                             a<= 1; b<=0; c<=0; d<=0; #5;
                                             a<= 1; b<=0; c<=0; d<=1; #5;
                                             a<= 1; b<=0; c<=1; d<=0; #5;
                                             a<= 1; b<=0; c<=1; d<=1; #5;
                                                    b<=1; c<=0; d<=0; #5;
                                        a <= 1:
                                             a<= 1; b<=1; c<=0; d<=1; #5;
                                             a<= 1; b<=1; c<=1; d<=0; #5;
                                             a<= 1; b<=1; c<=1; d<=1; #5;
                                       end
                                      endmodule
```

#### **OUTPUT WAVEFORMS**



#### **INFERENCE:**

Familiarized with the basic syntax of Verilog and modeled AND, OR, NOT, NAND, NOR, XOR, and XNOR gates and three and four-variable Boolean functions in Verilog HDL, and their truth tables were verified.

# EXPERIMENT 10 HALF ADDER AND FULL ADDER


## **AIM OF THE EXPERIMENT:**

- (a) To develop Verilog modules for half adder in 3 modeling styles (dataflow/ structural/ behavioral).
- (b) To develop Verilog modules for full adder in structural modeling using half adder.


## **BRIEF DESCRIPTION:**

## **HALF ADDER**

Half adders perform a simple binary addition of 2 bits producing 2 outputs, the sum bit (S) and carry bit (C). The half adder is shown in the block diagram in the following figure



## FULL ADDER USING HALF ADDER



Inputs			Outputs		
Α	В	Cin	Sum	Carry	
0	0	0	0	0	
0	0	1	1	0	
0	1	0	1	0	
0	1	1	0	1	
1	0	0	1	0	
1	0	1	0	1	
1	1	0	0	1	
1	1	1	1	1	

a.1) Half Adder: Dataflow style modelling


Verilog code	Test Bench
module HA_D(a,b,s,c);	module HA_tb;
input a,b;	reg a,b;
output s,c;	wire s,c;
assign $s = a \wedge b$ ;	HA_D inst(.a(a), .b(b), .s(s), .c(c));
assign $c = a \& b$ ;	initial begin
endmodule	\$dumpfile("dump.vcd");
	\$dumpvars;
	#100 \$finish;
	end
	initial
	begin
	\$monitor(a,b,s,c);
	a<=0; b<=0; #5;
	a<=0; b<=1; #5;
	a<=1; b<=0; #5;
	a<=1; b<=1; #5;
	end
	endmodule

a.2) Half adder: Structural style modelling

Verilog code	Test Bench
module HA_D(a,b,s,c);	module HA_tb;
input a,b;	reg a,b;
output s,c;	wire s,c;
xor x1(s,a,b);	HA_D inst(.a(a), .b(b), .s(s), .c(c));
and $x2(c,a,b)$ ;	initial begin
endmodule	\$dumpfile("dump.vcd");
	\$dumpvars;
	#100 \$finish;
	end
	initial
	begin
	\$monitor(a,b,s,c);
	a<=0; b<=0; #5;
	a<=0; b<=1; #5;
	a<=1; b<=0; #5;
	a<=1; b<=1; #5;
	end
	endmodule

a.3) Half adder: Behavioural style modelling


Verilog code	Test Bench
module HA_D(a,b,s,c);	module HA_tb;
input a,b;	reg a,b;
output reg s,c;	wire s,c;
always @(a,b)	$HA_D inst(.a(a), .b(b), .s(s), .c(c));$
begin	initial begin
$s = a^b;$	<pre>\$dumpfile("dump.vcd");</pre>
c = a & b;	\$dumpvars;
end	#100 \$finish;
endmodule	end
	initial
	begin
	\$monitor(a,b,s,c);
	a<=0; b<=0; #5;
	a<=0; b<=1; #5;
	a<=1; b<=0; #5;
	a<=1; b<=1; #5;
	end
	endmodule



# b.Full adder in structural style modelling using half adder

Verilog code	Test Bench
module HA_D(a,b,s,c);	module FA_tb;
input a,b;	reg a,b,ci;
output s,c;	wire s,co;
xor x1(s,a,b);	FA inst(.a(a), .b(b), .ci(ci), .s(s), .co(co));
and $x2(c,a,b)$ ;	initial begin
endmodule	\$dumpfile("dump.vcd");
module FA(a,b,ci,s,co);	\$dumpvars;
input a,b,ci;	#100 \$finish;
output s,co;	end
wire s1,c1,c2;	initial
HA_D u1(a,b,s1,c1);	begin
HA_D u2(s1,ci,sum,c2);	\$monitor(a,b,s,ci,co);
or us(co,c1,c2);	a<=0; b<=0; ci<=0; #5;
endmodule	a<=0; b<=0; ci<=1; #5;
	a<=0; b<=1; ci<=0; #5;
	a<=0; b<=1; ci<=1; #5;
	a<=1; b<=0; ci<=0; #5;
	a<=1; b<=0; ci<=1; #5;
	a<=1; b<=1; ci<=0; #5;
	a<=1; b<=1; ci<=1; #5;
	end
	endmodule

## **OUTPUT WAVEFORMS**



## **INFERENCE**

Modelled Half Adder in three modelling styles and full adder using half adder in Verilog HDL and their truth-tables were verified.

## EXPERIMENT NO. 11 MUX AND DEMUX IN VERILOG

#### **AIM OF THE EXPERIMENT:**


- (a) To develop Verilog modules for a 4x1 MUX.
- (b) To develop Verilog modules for a 1x4 DEMUX.

## **BRIEF DESCRIPTION**


A multiplexer (MUX) is a device that selects one of several analog or digital input signals and forwards the selected input into a single line. A multiplexer of 2 m inputs has m select lines, which are used to select which input line to send to the output. Multiplexers are mainly used to increase the amount of data that can be sent over the network within a certain amount of time and bandwidth. A multiplexer is also called a data selector.

Conversely, a demultiplexer (DEMUX) is a device taking a single input signal and selecting one of many data-output lines, which is connected to the single input. A multiplexer is often used with a complementary demultiplexer on the receiving end. The conversion from one code to another is common in digital systems.

## 4X1 MULTIPLEXER - Logic Diagram of 4X1 multiplexer



# 1X4 DEMULTIPLEXER - Logic Diagram of 1X4 de-multiplexer



TRUTH TABLE						
INPUTS		OUTPUTS				
DATA	S1	S0	Y3	Y2	Y1	Y0
1	0	0	0	0	0	1
1	0	1	0	0	1	0
1	1	0	0	1	0	0
1	1	1	1	0	0	0

DATA Y0


> Y1 Y2

> Y3

## **VERILOG CODE FOR 4X1 MULTIPLEXER**

Verilog code	Test Bench
module mux(y0,y1,y2,y3,s1,s0,d);	module mux4x1_tb;
input y0,y1,y2,y3,s1,s0;	reg y0,y1,y2,y3,s1,s0;
output d;	wire d;
assign d =	mux4x1 u0(y0,y1,y2,y3,s1,s0,d);
s1?(s0?y3:y2):(s0?y1:y0);	initial
endmodule	begin
	<pre>\$dumpfile("dump.vcd");</pre>
	\$dumpvars;
	#100 \$finish;
	end
	initial
	begin
	\$monitor(y0,y1,y2,y3,s1,s0,d);
	y0<=1; y1<=1; y2<=1; y3<=1;
	s1<=0; s0<=0; #5;
	s1<=0; s0<=1; #5;
	s1<=1; s0<=0; #5;
	s1<=1; s0<=1; #5;
	end
	endmodule


## OUTPUT WAVEFORMS 4X1 MULTIPLEXER



## **VERILOG CODE FOR 1X4 DEMULTIPLEXER**

Verilog code	Test Bench
module demux(d,s1,s0,y0,y1,y2,y3);	module demux_tb;
input d,s1,s0;	reg d,s1,s0;
output y0,y1,y2,y3;	wire y0,y1,y2,y3;
assign y0=d&(~s1)&(~s0);	demux u0(d,s1,s0,y0,y1,y2,y3);
assign y0=d&( $\sim$ s1)&(s0);	initial
assign y0=d&(s1)&( $\sim$ s0);	begin
assign y0=d&(s1)&(s0);	<pre>\$dumpfile("dump.vcd");</pre>
endmodule	\$dumpvars;
	#50 \$finish;
	end
	initial
	begin
	\$monitor(y0,y1,y2,y3,s1,s0,d);
	d<=1;
	s1<=0; s0<=0; #5;
	s1<=0; s0<=1;#5;
	s1<=1; s0<=0; #5;
	s1<=1; s0<=1; #5;
	end
	endmodule

# OUTPUT WAVEFORMS 1x4 DEMULTIPLEXER



## **INFERENCE**

Modelled multiplexer and demultiplexer in Verilog HDL and their truth-tables were verified

# **EXPERIMENT 12:** FLIPFLOPS AND SHIFTREGISTERS


## AIM OF THE EXPERIMENT:

- (a) To develop Verilog modules for SR, JK, T and D flip flops.
- (b) To develop Verilog modules for a Johnson/Ring counter

## **BRIEF DESCRIPTION**


a) Circuit diagram and truth table of SR, JK and D flipflops

# S R Flip Flop



TRUT	TH TABL	E	
S	R	Q <sub>N</sub>	$Q_{N-1}$
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	-
1	1	1	-


# J K Flip Flop



#### TRUTH TABLE


ı	K	Qs	Q <sub>N-1</sub>
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0

# **D** Flip Flop



Q	D	Q(t+1)
0	0	0
0	1	1
1	0	0
1	1	1


# T Flip Flop



T	$Q_{_{n}}$	$Q_{n+I}$
0	0	0
0	1	1
1	0	1
1	1	0

# b) Circuit diagram of Johnson/Ring counter


# RING COUNTER



Qo	Q <sub>1</sub>	$Q_2$	Q₃
1	0	0	0
0	1	0	0
0	0	1	0
0	0	0	1


# **JOHNSON COUNTER**

Q <sub>A</sub>	QB	Qc	QD
<b>Q</b> <sub>A</sub>	0	0	0
1	0	0	0
1	1	0	0
1	1	1	0
1	1	1	1
0	1	1	1
	0	1	1
0	0	0	1
	rep	eat	




# VERILOG CODE FOR SR FLIPFLOP

Verilog code	Test Bench
module srff(s,r,clk,q,qbar);	module srff_tb;
input s,r,clk;	reg s,r,clk;
output reg q, qbar;	wire q,qbar;
always@(posedge clk)	srff u1(s,r,clk,q,qbar);
begin	always #5 $clk = \sim clk$ ;
if(s == 1)	initial begin
begin	\$dumpfile("dump.vcd");
q=1;	\$dumpvars;
qbar=0;	#50 \$finish;
end	end
else if(r==1)	initial
begin	begin
q=0;	\$monitor(s,r,clk,q,qbar);
qbar=1;	clk <=1;
end	s<=1; r<=1; #10;
else if( $s==0 \& r==0$ )	s<=1; r<=0; #10;
begin	s<=0; r<=1; #10;
q<=q;	s<=0; r<=0; #10;
qbar<=qbar;	end
end	endmodule
end	
endmodule	




# VERILOG CODE FOR JK FLIPFLOP

Verilog code	<b>Test Bench</b>
module jkff(j,k,clk,q,qbar);	module jkff_tb;
input j,k,clk;	reg j,k,clk;
output reg q, qbar;	wire q,qbar;
always@(posedge clk)	jkff u1(j,k,clk,q,qbar);
begin	always #5 $clk = \sim clk$ ;
if(j==1 & k==1)	initial begin
begin	<pre>\$dumpfile("dump.vcd");</pre>
q<=~q;	\$dumpvars;
qbar<=~qbar;	#50 \$finish;
end	end
else if (j==1 & k==0)	initial
begin	begin
q=1;	\$monitor(j,k,clk,q,qbar);
qbar=0;	clk <=1;
end	j<=1; k<=0; #10;
else if( $j==0 \& k==1$ )	j<=1; k<=1; #10;
begin	j<=0; k<=1; #10;
q=0;	j<=0; k<=0; #10;
qbar=1;	end
end	endmodule
else if( $j==0 \& k==0$ )	
begin	
q<=q;	
qbar<=qbar;	
end	
end	
endmodule	




# VERILOG CODE FOR D FLIPFLOP

Verilog code	Test Bench
module dff(d,clk,q,qbar);	module dff_tb;
input d,clk;	reg d,clk;
output q,qbar;	wire q,qbar;
assign q=clk?d:q;	dff u1(d,clk,q,qbar);
assign qbar=~q;	always $\#5$ clk = $\sim$ clk;
endmodule	initial begin
	\$dumpfile("dump.vcd");
	\$dumpvars;
	#50 \$finish;
	end
	initial
	begin
	\$monitor(j,k,clk,q,qbar);
	clk <=1;
	d<=1; #10;
	d<=0; #10;
	d<=1; #10;
	d<=0; #10;
	end
	endmodule




# VERILOG CODE FOR T FLIPFLOP

Verilog code	Test Bench
module tff(t,clk,q,qbar);	module tff_tb;
input t,clk;	reg t,clk;
output reg q,qbar;	wire q,qbar;
always@(posedge clk)	tff u1(t,clk,q,qbar);
begin	always #5 clk = ~clk;
q=1;	initial begin
qbar=0;	\$dumpfile("dump.vcd");
if(t == 0)	\$dumpvars;
begin	#50 \$finish;
q=q;	end
qbar=qbar;	initial
end	begin
else	\$monitor(t,clk,q,qbar);
begin	clk <=1;
q<=~q;	t<=1; #10;
qbar<=~qbar;	t<=0; #10;
end	t<=1; #10;
end	t<=0; #10;
endmodule	
	end
	endmodule



## **VERILOG CODE FOR 4 BIT RING COUNTER**


Verilog Code	Test bench
module ring_c(clk,clr,q); input clk,clr; output [3:0] q; wire clk,clr; reg [3:0] q =4'b0000; always @(posedge clk,posedge clr) begin if(clr==0) begin q<=1;	module ring_tb;  reg clk=1,clr=0;  wire [3:0] q;  ring_c inst(clk,clr,q);  always #5 clk = ~clk;  initial  begin  \$dumpfile("dump.vcd");  \$dumpvars;  #50 \$finish;  end



## **VERILOG CODE FOR JOHNSON COUNTER**

Verilog Code	Test bench
module john_c(clk,clr,q);	module john_tb;
input clk,clr;	reg clk=1,clr=1;
output [3:0] q;	wire [3:0] q;
wire clk,clr;	john_c inst(clk,clr,q);
reg [3:0] $q = 4'b0000$ ;	always #5 $clk = \sim clk$ ;
always @(posedge clk,posedge clr)	initial
begin	begin
if(clr==0)	<pre>\$dumpfile("dump.vcd");</pre>
begin	\$dumpvars;
q<=1;	#100 \$finish;
end	end
else	initial
begin	begin
$q[3] <= \sim q[0];$	\$monitor(clk,clr,q);
q[2]<=q[3];	#5  clr = 1;
q[1]<=q[2];	
q[0]<=q[1];	end
end	endmodule
end	
endmodule	

## **OUTPUT WAVEFORMS**



## **INFERENCE**

Modeled SR, JK, T, and D Flip Flops and Ring and Johnson counters in Verilog HDL, and their truth tables were verified.