



Operações bit a bit e lógicas Arquitetura de Computadores

Bruno Prado

Departamento de Computação / UFS

Introdução


- ► Para que servem as operações bit a bit e lógicas?
 - Manipulação individual dos bits

```
1 // Bibliotecas padronizadas
  #include <stdio.h>
  #include <stdint.h>
   // Função principal
   int main() {
       // Declaração das variáveis
6
7
       uint32_t = 0x1234ABCD;
       // Selecionar os bits 19:12
       uint32_t b = (((a \& 0b111111111) << 12) >> 12);
9
       // Limpar o bit 13
10
       uint32_t c = (a \& \sim (1 << 13));
11
       // Setar o bit 22
12
       uint32_t d = (a | (1 << 22));
13
       // Zerar todos os bits
14
       uint32_t e = (a ^ a);
15
       // Retornando 0 (sucesso)
16
       return 0;
17
18
```


Introdução


- ► Para que servem as operações bit a bit e lógicas?
 - Comparações relacionais

```
1 // Bibliotecas padronizadas
  #include <stdio.h>
  #include <stdint.h>
   // Função principal
   int main() {
       // Declaração das variáveis
6
       uint32_t a = 1, b = 2;
7
       // a == b
       uint32_t c = (a == b);
9
       // a != b
10
       uint32_t d = (a != b);
11
       // a < b
12
       uint32_t e = (a < b);
13
       // a > b
14
       uint32_t f = (a > b);
15
       // Retornando 0 (sucesso)
16
       return 0;
17
18
```





```
and rd, rs1, rs2:
rd = rs1 & rs2
```







```
and rd, rs1, rs2:
rd = rs1 & rs2
```







```
and rd, rs1, rs2:
rd = rs1 & rs2
```






```
and rd, rs1, rs2:
rd = rs1 & rs2
```





```
and rd, rs1, rs2:
rd = rs1 & rs2
```




31	25	24	2ø 19	15	14 12	11 7	٤	Ø
ØØØØ	000	RS2		rs1	110	RD		0110011

```
or rd, rs1, rs2:
rd = rs1 | rs2
```


31	25	24 20	19 15	14 12	11 7	6	Ø
	0000000	R\$2	RS1	110	RD	0110011	

```
or rd, rs1, rs2:
rd = rs1 | rs2
```




31	25	24	20	19	15	14	12	11	7	6		Ø
00000	ØØ	rs2		RS1		1	10		RD		0110011	

```
or rd, rs1, rs2:
rd = rs1 | rs2
```



31	25	24 20	19 15	14 12	11 7	6	Ø
	0000000	R\$2	RS1	110	RD	0110011	

```
or rd, rs1, rs2:
rd = rs1 | rs2
```



31	25	24 20	19 15	14 12	11 7	6	Ø
	0000000	R52	RS1	110	RD	Ø11ØØ11	

```
or rd, rs1, rs2:
rd = rs1 | rs2
```

Ou exclusivo (xor)


31	25	24 20	19 15	14 12	11 7	6	Ø
	0000000	RS2	R\$1	100	RD	0110011	

```
xor rd, rs1, rs2:
    rd = rs1 ^ rs2
```

► Ou exclusivo (*xor*)




```
xor rd, rs1, rs2:
    rd = rs1 ^ rs2
```



Ou exclusivo (xor)




```
xor rd, rs1, rs2:
    rd = rs1 ^ rs2
```



► Ou exclusivo (*xor*)

31	25	24 20	19 15	14 12	11 7	4	Ø
	0000000	R52	RS1	100	RD	0110011	

```
xor rd, rs1, rs2:
    rd = rs1 ^ rs2
```



► Ou exclusivo (*xor*)

31	25	24 20	19 15	14 12	11 7	6	j
	0000000	RS2	R\$1	100	RD	Ø11ØØ11	


```
xor rd, rs1, rs2:
    rd = rs1 ^ rs2
```

31	2Ø 19	15 14 12	11 7	(Ø
ıмм[11:Ø]	RS1	111	RD	0010011

```
andi rd, rs1, imm:
    rd = rs1 & sign_extension(imm)
```




```
andi rd, rs1, imm:
    rd = rs1 & sign_extension(imm)
```




31	20 19	15 14 12	11 7	6 Ø
ıмм[11:Ø]	RS1	111	RD	0010011


```
andi rd, rs1, imm:
    rd = rs1 & sign_extension(imm)
```




31	2Ø 19	15 14 12	11 7	(Ø
IMM[11:Ø]	RS1	111	RD	0010011

```
andi rd, rs1, imm:
    rd = rs1 & sign_extension(imm)
```





```
andi rd, rs1, imm:
    rd = rs1 & sign_extension(imm)
```



3.	1	20	19	15	14	12	11		7	l		Ø
	IMM[11:Ø]		RS1		1	10		RD			0010011	

```
ori rd, rs1, imm:
rd = rs1 | sign_extension(imm)
```

31	2Ø 19	15 14 12	11 7	ί Ø
ıмм[11:Ø]	RS1	110	RD	0010011

```
ori rd, rs1, imm:
    rd = rs1 | sign_extension(imm)
```

31	20	19	15	14	12	11		7	l		Ø
імм[11:Ø]		RS1		1	10		RD			0010011	

```
ori rd, rs1, imm:
    rd = rs1 | sign_extension(imm)
```

31		20 19	15	14 12	11	7	6	Ø
	IMM[11:Ø]		RS1	110		RD	0010011	

```
ori rd, rs1, imm:
    rd = rs1 | sign_extension(imm)
```

31	2.6	1 19	15	14	12	11		7	l		Ø
	IMM[11:Ø]	RS1		1	10		RD			0010011	


```
ori rd, rs1, imm:
rd = rs1 | sign_extension(imm)
```

```
31 20 19 15 14 12 11 7 6 0

[MM[11:0] RS1 100 RD 0010011
```

```
xori rd, rs1, imm:
    rd = rs1 ^ sign_extension(imm)

not rd, rs1:
    xori rd, rs1, -1
```




```
31 20 19 15 14 12 11 7 6 0

[IMM[11:0] RS1 100 RD 0010011
```

```
xori rd, rs1, imm:
    rd = rs1 ^ sign_extension(imm)

not rd, rs1:
    xori rd, rs1, -1
```




```
31 20 19 15 14 12 11 7 6 8

[ MM[11:0] R$1 100 RD 0010011
```

```
xori rd, rs1, imm:
    rd = rs1 ^ sign_extension(imm)

not rd, rs1:
    xori rd, rs1, -1
```




```
31 20 19 15 14 12 11 7 6 8

[ MM[11:0] R$1 100 RD 0010011
```

```
xori rd, rs1, imm:
    rd = rs1 ^ sign_extension(imm)

not rd, rs1:
    xori rd, rs1, -1
```




```
31 20 19 15 14 12 11 7 6 8

[ MM[11:0] R$1 100 RD 0010011
```

```
xori rd, rs1, imm:
    rd = rs1 ^ sign_extension(imm)

not rd, rs1:
    xori rd, rs1, -1
```



Deslocamento para esquerda lógico (shift left logical)

31	25	24 20	19 15	14 12	11 7	6 Ø
	0000000	RS2	RS1	001	RD	0110011

```
sl1 rd, rs1, rs2:
rd = rs1 << get_4_0(rs2)
```

Deslocamento para esquerda lógico (shift left logical)

31	25	24 20	19 15	14 12	11 7	6 0
	0000000	RS2	R51	001	RD	0110011

```
sll rd, rs1, rs2:
rd = rs1 << get_4_0(rs2)
```

Deslocamento para esquerda lógico (shift left logical)

31	25	24 20	19 15	14 12	11 7	l Ø
	0000000	RS2	R51	001	RD	Ø11ØØ11

```
sll rd, rs1, rs2:
rd = rs1 << get_4_0(rs2)
```

Deslocamento para esquerda lógico (shift left logical)

31	25	24 20	19 15	14 12	11 7	6 0
	0000000	RS2	R\$1	001	RD	0110011

```
sl1 rd, rs1, rs2:
rd = rs1 << get_4_0(rs2)
```

Deslocamento para esquerda lógico (shift left logical)


31	25	24 20	19 15	14 12	11 7	l Ø
	0000000	RS2	R51	001	RD	Ø11ØØ11

```
sll rd, rs1, rs2:
rd = rs1 << get_4_0(rs2)
```

▶ Deslocamento para direita lógico (shift right logical)

31	25	24 20	19 15	14 12	11 7	6 0
	0000000	R\$2	RS1	1Ø1	RD	0110011


```
srl rd, rs1, rs2:
    rd = rs1 >> get_4_0(rs2)
```



Deslocamento para direita lógico (shift right logical)

31	25.	24 20	19 15	14 12	11 7	6	í
000000	Ø	RS2	RS1	1Ø1	RD	Ø11ØØ11	


```
srl rd, rs1, rs2:
    rd = rs1 >> get_4_0(rs2)
```



Deslocamento para direita lógico (shift right logical)

31	25	24 20	19 15	14 12	11 7	6	Ø
	0000000	RS2	R31	1Ø1	RD	Ø11ØØ11	


```
sr1 rd, rs1, rs2:
    rd = rs1 >> get_4_0(rs2)
```



▶ Deslocamento para direita lógico (shift right logical)

31	25	24	20 19	15	14 1	2 11	7	l		Ø
000000	Ø	RS2	F	<s1< th=""><th>101</th><th></th><th>RD</th><th></th><th>0110011</th><th></th></s1<>	101		RD		0110011	

```
srl rd, rs1, rs2:
    rd = rs1 >> get_4_0(rs2)
```



Deslocamento para direita lógico (shift right logical)

```
sr1 rd, rs1, rs2:
    rd = rs1 >> get_4_0(rs2)
```

31	20 19	15 14 12	11 7	6 0
ØØØØØØØ IMM[4:Ø]	RS1	001	RD	0010011

```
slli rd, rs1, imm:
rd = rs1 << imm
```

31	20 19	15	14 12	11 7	6	Ø
ØØØØØØØ IMM[4:Ø]		RS1	ØØ1	RD	0010011	

```
slli rd, rs1, imm:
rd = rs1 << imm
```

31	20 19	15 14 12	11 7	6 0
ØØØØØØØ IMM[4:Ø]	RS1	001	RD	0010011

```
slli rd, rs1, imm:
rd = rs1 << imm
```

31	20 19	15 14 12	11 7	6 0
ØØØØØØØ IMM[4:Ø]	RS1	001	RD	0010011

```
slli rd, rs1, imm:
rd = rs1 << imm
```

31	20 19	15	14 12	11 7	6	Ø
ØØØØØØØ IMM[4:Ø]		RS1	ØØ1	RD	0010011	

```
slli rd, rs1, imm:
rd = rs1 << imm
```

31	20 19	15	14 12	11 7	6	Ø
ØØØØØØØ IMM[4:Ø]		RS1	1Ø1	RD	0010011	

```
srli rd, rs1, imm:
    rd = rs1 >> imm
```

```
31 20 19 15 14 12 11 7 6 0

00000000 IMM[4:0] RS1 101 RD 0010011
```

```
srli rd, rs1, imm:
    rd = rs1 >> imm
```

31	20 19	15	14 12	11 7	6	Ø
ØØØØØØØ IMM[4:Ø]		RS1	1Ø1	RD	0010011	

```
srli rd, rs1, imm:
   rd = rs1 >> imm
```

```
31 20 19 15 14 12 11 7 6 0

00000000 IMM[4:0] RS1 101 RD 0010011
```

```
srli rd, rs1, imm:
    rd = rs1 >> imm
```

```
31 20 19 15 14 12 11 7 6 0

00000000 IMM[4:0] RS1 101 RD 0010011
```

```
srli rd, rs1, imm:
   rd = rs1 >> imm
```

Setar se for menor com sinal (set less than)

```
31
               25 24
                             20 19
                                           15 14
                                                   12 11
    aaaaaaa
                       RS 2
                                     RS1
                                               010
                                                                        Ø11ØØ11
                                                           RD
```

```
slt rd, rs1, rs2:
    rd = rs1 < rs2
sltz rd, rs1:
    slt rd, rs1, x0
sgtz rd, rs2:
    slt rd, x0, rs2
```

Ex: SLT x10, x20, x30 0000000 11110 10100 010 01010 0110011



Departamento de Computação / UFS

Setar se for menor com sinal (set less than)

```
31 25 24 20 19 15 14 12 11 7 6 0

00000000 R52 R51 010 RD 0110011
```

```
slt rd, rs1, rs2:
    rd = rs1 < rs2

sltz rd, rs1:
    slt rd, rs1, x0

sgtz rd, rs2:
    slt rd, x0, rs2</pre>
```

33 25 EA Ø1

Departamento de Computação / UFS

Setar se for menor com sinal (set less than)


```
31 25 24 20 19 15 14 12 11 7 6 Ø

ØØØØØØØØ RS2 RS1 Ø1Ø RD Ø11ØØ11
```

```
slt rd, rs1, rs2:
    rd = rs1 < rs2

sltz rd, rs1:
    slt rd, rs1, x0

sgtz rd, rs2:
    slt rd, x0, rs2</pre>
```



33 25 EA Ø

Setar se for menor com sinal (set less than)

```
31 25 24 20 19 15 14 12 11 7 6 0

00000000 RS2 RS1 010 RD 0110011
```

```
slt rd, rs1, rs2:
    rd = rs1 < rs2


sltz rd, rs1:
    slt rd, rs1, x0

sgtz rd, rs2:
    slt rd, x0, rs2</pre>
```

Εχ: 3LT χ10, χ20, χ30

Ω

ΘΘΘΘΘΘΘ 11110 10100 Θ10 Θ1010 Θ110Θ11



Setar se for menor com sinal (set less than)


```
31 25 24 20 19 15 14 12 11 7 6 Ø

ØØØØØØØØ R52 R51 Ø1Ø RD Ø11ØØ11
```

```
slt rd, rs1, rs2:
    rd = rs1 < rs2

sltz rd, rs1:
    slt rd, rs1, x0

sgtz rd, rs2:
    slt rd, x0, rs2</pre>
```



33 25 EA Ø1

31	25	24 20	19 15	14 12	11 7	6 Ø
	0000000	R52	RS1	Ø11	RD	0110011


```
sltu rd, rs1, rs2:
    rd = rs1 < rs2

snez rd, rs2:
    sltu rd, x0, rs2</pre>
```

31	25	24 20	19 15	14 12	11 7	6	5
	0000000	rs2	R51	Ø11	RD	Ø11ØØ11	


```
sltu rd, rs1, rs2:
    rd = rs1 < rs2

snez rd, rs2:
    sltu rd, x0, rs2</pre>
```



31	25	24 20	19 15	14 12	11 7	í Ø
	0000000	RS2	RS1	Ø11	RD	Ø11ØØ11


```
sltu rd, rs1, rs2:
    rd = rs1 < rs2
snez rd, rs2:
    sltu rd, x0, rs2</pre>
```



31	25	24 20	19 15	14 12	11 7	í Ø
	0000000	R52	RS1	Ø11	RD	Ø11ØØ11

```
sltu rd, rs1, rs2:
    rd = rs1 < rs2


snez rd, rs2:
    sltu rd, x0, rs2</pre>
```



31	25	24 20	19 15	14 12	11 7	í Ø
	0000000	R52	RS1	Ø11	RD	Ø11ØØ11


```
sltu rd, rs1, rs2:
    rd = rs1 < rs2

snez rd, rs2:
    sltu rd, x0, rs2</pre>
```



31	2ø 19	15	14 12	11 7	6	Ø
імм[11:Ø]		RS1	Ø1Ø	RD	0010011	

```
slti rd, rs1, imm:
    rd = rs1 < sign_extension(imm)</pre>
```



```
slti rd, rs1, imm:
    rd = rs1 < sign_extension(imm)</pre>
```

31	2ø 19	15	14 12	11 7	6	Ø
IMM[11:Ø]		R51	010	RD	0010011	

31	20 1	9 15	14 12	11 7	6	Ø
ıмм[11:Ø]		R\$1	Ø1Ø	RD	0010011	


31	2ø 19	15	14 12	11 7	6	Ø
IMM[11:Ø]		R51	010	RD	0010011	

```
slti rd, rs1, imm:
    rd = rs1 < sign_extension(imm)</pre>
```

```
31 2Ø 19 15 14 12 11 7 6 Ø

[MM[11:0] RS1 Ø11 RD Ø010011
```


```
sltiu rd, rs1, imm:
    rd = rs1 < sign_extension(imm)
seqz rd, rs1:
    sltiu rd, rs1, 1</pre>
```



```
31 20 19 15 14 12 11 7 6 0

| MM[11:0] RS1 011 RD 0010011
```


```
sltiu rd, rs1, imm:
    rd = rs1 < sign_extension(imm)
seqz rd, rs1:
    sltiu rd, rs1, 1</pre>
```



```
31 20 19 15 14 12 11 7 6 0

| MM[11:0] RS1 011 RD 0010011
```


```
sltiu rd, rs1, imm:
    rd = rs1 < sign_extension(imm)
seqz rd, rs1:
    sltiu rd, rs1, 1</pre>
```



```
31 20 19 15 14 12 11 7 6 0

| MM[11:0] RS1 011 RD 0010011
```


```
sltiu rd, rs1, imm:
    rd = rs1 < sign_extension(imm)
seqz rd, rs1:
    sltiu rd, rs1, 1</pre>
```



```
31 20 19 15 14 12 11 7 6 0

| IMM[11:0] RS1 011 RD 0010011
```

```
sltiu rd, rs1, imm:
    rd = rs1 < sign_extension(imm)
seqz rd, rs1:
    sltiu rd, rs1, 1</pre>
```



Exercício

- Simule os exemplos disponibilizados sobre as instruções de acesso à memória e operações bit a bit e lógicas
 - Verifique a instalação do QEMU para RISC-V de 32 bits
 - Algumas instruções ainda serão vistas, mas são necessárias para execução do programa, por isso, apenas considere as operações realizadas na função main
 - O montador pode realizar otimizações que alteram a emissão de algumas instruções, logo é importante entender estas mudanças e como elas afetam o comportamento do código-fonte

Exercício

 Entenda a diferença entre os resultado das operações realizadas sobre o mesmo valor no código-fonte abaixo

```
// Bibliotecas padronizadas
   #include <stdio.h>
   #include <stdint.h>
   // Função principal
   int main() {
        // Declaração das variáveis
6
        int32_t s = -1;
        uint32_t u = -1;
        // Operações de deslocamento para direita
9
        uint32_t rs = s \rightarrow 31;
10
        uint32_t ru = u \rightarrow 31;
11
        // Impressão dos resultados
12
        printf("r_{\square}\rangle\rangle 31_{\square}=1\%08x, u_{\square}\rangle\rangle 31_{\square}=1\%08x n'', rs, ru);
13
        // Retornando 0 (sucesso)
14
        return 0;
15
16
```