



RV College of Engineering®

Go, change the world

Autonomous institution affiliated to Visvesvaraya Technological University, Belagavi)

Approved by AICTE, New Delhi,

DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING

Designing a Second order Active HPF

AN INTERNSHIP REPORT

Submitted by,

Pradyumna S Athreya

1RV21EC119

Under the guidance of

Dr. Shilpa D R

Associate Professor,

Dept. of ECE

RV College of Engineering

In partial fulfillment of the requirements for the degree of Bachelor of Engineering

in

ELECTRONICS AND COMMUNICATION ENGINEERING 2022-23

RV COLLEGE OF ENGINEERING®, BENGALURU-59

(Autonomous institution affiliated to VTU, Belagavi)

Department of Electronics and Communication Engineering.



CERTIFICATE

Pradyumna S Athreya (1RV21EC119), who is bona-fide student of RV College of Engineering, Bengaluru, in partial fulfilment for the award of degree of Bachelor of Engineering in ELECTRONICS AND COMMUNICATION of the Visvesvaraya Technological University, Belagavi during the year 2022-23. It is certified that all corrections/suggestions indicated for the Internal Assessment have been incorporated in the report deposited in the departmental library. The report has been approved as it satisfies the academic requirements in respect of Internship work prescribed by the institution for the said degree.

Guide Head of Department Principal

Dr. Shilpa D R Dr. H V Ravish Aradhya Dr. K N Subramanya

External Viva

Name of Examiners Signature with Date

1.

2.

DECLARATION

I, **Pradyumna S Athreya**, student of third semester B.E., Department of Electronics and Communication Engineering, RV College of Engineering, Bengaluru, hereby declare that the Internship/ Industrial training titled 'Designing a Second order Active HPF' has been carried out by me and submitted in partial fulfillment for the award of degree of **Bachelor of Engineering in ELECTRONICS AND COMMUNICATION** during the year 2022-23.

Further I declare that the content of the report has not been submitted previously by anybody for the award of any degree or diploma to any other university.

I also declare that any Intellectual Property Rights generated out of this work carried out at RVCE will be the property of RV College of Engineering, Bengaluru and I will be one of the authors of the same.

Place: Bengaluru

Date:

Name: Pradyumna S Athreya (1RV21EC119)

757

Signature:

ACKNOWLEDGEMENT

I am indebted to my guide, **Dr. Shilpa D R**, Associate Professor, ECE, for her wholehearted support, suggestions and invaluable advice throughout this Internship/ Industrial training work and helped in the preparation of this thesis.

I also express my gratitude to my examiners **Dr. M Govindha Raju M**, Associate Professor and **Dr. K. A. Nethravathi**, Assistant Professor, Department of Electronics and Communication Engineering for her valuable comments and suggestions.

My sincere thanks to **Dr. H V Ravish Aradhya**, Professor and Head, Department of Electronics and Communication Engineering, RVCE for his support and encouragement.


I express sincere gratitude to our beloved Principal, **Dr. K. N. Subramanya** for his appreciation towards this Internship/Industrial training work.

I thank all the **teaching staff and technical staff** of the Electronics and Communication Engineering department, RVCE for their help.

Lastly, I take this opportunity to thank my family members and friends who provided all the backup support throughout the Internship training.

Certificate Of Completion





RV COLLEGE OF ENGINEERING®

(Autonomous Institution affiliated to VTU, Belagavi)
RV Vidyaniketan Post, Mysuru Road, Bengaluru - 560 059

Internship Certificate

This is to certify that

Pradyumna S Athreya 1RV21EC119

pursuing B.E in Electronics and Communication Engineering of RV College of Engineering®, Bengaluru,

has satisfactorily completed 3 weeks of internship at

Centre for Integrated Circuits and Systems

during November-December 2022

The same

HoD, Department of Electronics and Communication

Dr. K.N.Subramanya

Principal RV College of Engineering®

SYNOPSIS

Electronics is an area of physics and electrical engineering that deals with the emission, behaviour, and consequences of electrons utilising electronic equipment. Modern civilization has evolved significantly as a result of electronics. The semiconductor industry sector is the main engine powering the whole electronics industry. There are several applications of analog and digital integrated circuits. To name a few – Mobile devices, power supplies, test, equipment, military equipment and many more. They are used for design purposes in machine control systems.

To simulate analogue and digital circuits various software packages are available in the market. Some of them are Pspice, Multisim, Proteus etc. Among them, LTspice is one such software can be used to simulate and understand the behaviour of the electronic circuits in interest. Using LTspice, any student or professional can simulate their systemin an effective manner clearly assessing the pros, cons, areas of improvement and so on.

The main focus of the internship was on the fundamentals of analogue and digital circuits, their design, and analysis using the LTspice simulation software. During the course of the internship, all fields of electronics and communication, including analogue, digital, VLSI, embedded systems, SoC, fabrication, etc. were introduced. Circuits such as CMOS gates, half adder, Full adder, multiplexer, demultiplexer, encoder, decoder, latch etc. are designed, and the same were simulated using LTspice software during the course of the internship.

In the final week of the internship, the project to design an a second order high pass filter was undertaken, the objective given was to design a 2kHz second order High Pass Filter (HPF). All other parameters and values were left to the designer to decide. Ultimately, this report provides a detailed yet simplified process of how the project was approached and successfully completed.

CONTENTS

		Page No
Sync	opsis	i
List	of Figures	iv
List	of Tables	vi
Abbı	reviations	vii
1. Pr	rofile of the Organisation	
1.1	Centre for Integrated Circuits and Systems	2
1.2	Vision	2
1.3	Interdisciplinary Research and Innovation	3
	1.3.1 Research Collaboration	4
1.4	Objectives	4
1.5	Courses in Curriculum	5
1.6	Outcomes	5
	18 2	
2. A	ctivities of the Departm <mark>ent</mark>	
2.1	Activities of the Org <mark>anisation</mark>	8
2.2	Modules of Training Programmes	9
2.3	Courses in The Curriculum	10
2.4	Value Addition to Institution	10
2.5	Benefits to the research community	11
2.6	MOUs from COE	11
3. Ta	asks Performed	
3.1	Objectives	13
3.2	Week-wise Tasks Performed	13
	3.2.1 Week 1	13
	3.2.2 Week 2	14
	3.2.3 Week 3	14
3.3	Project work Undertaken	18
	3.3.1 Introduction	18
	3.3.2 Design process	18

3.3.3 Challenges faced during project	26
4. Reflections	28
References and annexure	30



LIST OF FIGURES

Figure Names	Page No.
Fig 1.1: CoE CICS Logo	2
Fig 1.2: Research Domains	4
Fig 2.1: Activities under the proposed organization	9
Fig 3.1: OR Gate using diodes and related waveforms	15
Fig 3.2: Simulation result of circuit shown in Fig. 3.1	15
Fig 3.3: AND Gate using NOR gate and related waveforms	15
Fig 3.4: Simulation result of circuit shown in Fig. 3.3	15
Fig 3.5: Half adder using NAND gates and related waveforms	16
Fig 3.6: Simulation result of circuit shown in Fig. 3.5	16
Fig 3.7: CMOS NAND Gate and related waveforms	16
Fig 3.8: Simulation result of circuit shown in Fig. 3.7	16
Fig 3.9: OR Gate using CMOS Gates and related waveforms	17
Fig 3.10: Simulation result of circuit shown in Fig. 3.9	17
Fig 3.11: Inverting amplifier using Op-Amp and related waveforms	17
Fig 3.12: Simulation result of circuit shown in Fig. 3.11	17
Fig 3.13: Non-inverting amplifier using Op-Amp and related waveforms	17
Fig 3.14: Simulation result of circuit shown in Fig. 3.13	18
Fig 3.15 Frequency response of Passive first order HPF	19
Fig 3.16 Gain of first order HPF	19
Fig 3.17 Circuit of first order HPF	19
Fig 3.18 Cut-off Frequency and phase shift equations	20
Fig 3.19 First Order HPF frequency and phase response	20
Fig 3.20 Cut-off Frequency of Passive Cascaded Second order HPF	21
Fig 3.21 Circuit diagram of Passive Cascaded Second order HPF	21
Fig 3.22 Frequency Response of Cascaded second order HPF	21
Fig 3.23 Gain of first order HPF	22
Fig 3.24 Circuit diagram of first order HPF using OP-AMP	22

Fig 3.25 Ideal frequency response of first order HPF	22
Fig 3.26 Practical frequency response of first order HPF	22
Fig 3.27 Circuit diagram of active second order HPF	23
Fig 3.28 Gain and Cut-off frequency of active second order HPF	23
Fig 3.29 LT-SPICE circuit	23
Fig 3.30 LT-SPICE frequency and phase response	24
Fig 3.31 Normalized HPF frequency response	24
Fig 3.32 Cascaded higher order HPF	25



LIST OF TABLES

Table Names	Page No.
T. 1. 2.1 T	0
Table 2.1: Training programs Table 2.2: Courses offered by the CoE	9
Tuble 2.2. Courses offered by the Con	10



ABBREVIATIONS

CoE - Centre of Excellence

CoC - Centre of Competence

CICS - Centre for Integrated Circuits and Systems

BJT - Bipolar Junction Transistor

MOSFET - Metal Oxide Semiconductor Field Effect Transistor

Op-Amp - Operational Amplifier

VLSI - Very Large-Scale Integration

IC - Integrated Circuit

IP - Intellectual Property

RF - Radio Frequency

SoC - System on Chip

ASIC - Application Specific Integrated Circuit

SDG - Sustainable Development Goals

IoT - Internet of Things

IIoT - Industrial Internet of Things

ADC - Analog to Digital Converter


DAC - Digital to Analog Converter

PDK - Process Design Kit

KVL - Kirchhoff's Voltage Law

KCL - Kirchhoff's Current Law

HPF - High Pass Filter



CHAPTER 1

PROFILE OF THE ORGANISATION

The internship was carried out for 3 weeks in Centre for Integrated Circuits and Systems which specializes design, analysis, and optimization of digital and analogue circuits. With the hardware market booming with the rise of chip-driven products in various fields, the COE offers projects in the areas of Digital, Analog, and Mixed Signal mode VLSI design.

1.1 Centre for Integrated Circuits and Systems



Fig 1.1: Centre for Integrated Circuits and Systems

The CoE consists of passionate students and faculty members willing to create an ecosystem that inspires the VLSI/Electronics system designer, to nurture the skills and innovative ideas, and to promote sustainable and interdisciplinary research, with inclusive societal concerns. The CoE promotes a coherent training program that enhances the skill set of young designers in the specified areas with academia-industry collaboration in India and abroad. It aims at engaging enthusiastic students in design/development activities through funded projects and consultancy works from various organisations thereby contributing to the growth of the nation.

1.2 Vision

Creating an ecosystem that inspires the VLSI/Electronics system designer, nurturing their skills and innovative ideas, and promoting sustainable and interdisciplinary research, with inclusive societal concerns.

1.3 Interdisciplinary Research and Innovation

Interdisciplinary research is a method of study or research that relies on two or more fields to acquire a more well-developed viewpoint or uncover something new. Interdisciplinary research is gaining prominence and is increasingly seen as necessary. Multiple viewpoints on research difficulties frequently result in better solutions. An inter-disciplinary research centre is an institution or organisation that brings together academics and researchers from several disciplines to cooperate on a specific field of study. These centres frequently focus on cross-disciplinary research initiatives, addressing difficult topics and problems by harnessing the unique viewpoints and experience of scholars from several areas. For the implementation of financed studies and industry consultancy, the institution has taken the following strategy in order to simplify and focus research, to promote proficiency in both students and instructors.

- i. Identifying Thematic Areas of Research: Carrying out SWOC analysis of the institution and aligning goals in line with Thrust areas of Govt. & Industry is helping identifying need based areas of research. Thrust areas are identified through road maps, govt. policy documents, Vision 2035, UN SDG 2030, funding agency requirements and such others.
- ii. Aligning with existing infrastructure and identifying new infrastructure needed: The institution has separate PG / Research budget to cater to new equipment's and seed funding for students and faculty. Many companies and funding agencies have helped in establishing physical infrastructure and state of the art equipment and software are provided over a period of time
- iii. Assigning Team: Based on the specialization and competency of the faculty, various interdisciplinary teams are formed to undertake need based research, execute projects and consultancy assignments.
- iv. Developing Modules and providing training: The newer areas of science and technologies need learning through training from experts. Based on the need of the faculty, training in thematic areas are provided through institutional funding and providing seed funding for initial experimentation & Simulation, wherever needed. Mentoring by Industry & Research Experts in the thematic areas are also taken up for better understanding of the need and execution.
- v. Executing work as per standards: Funding agencies and industries expect deliverables in terms of products, processes and systems, which are scalable. Efforts are made to execute the projects

- and consulting work based on the goals set and measured through publishing in peer reviewed journals, developing prototypes and obtaining Patents and copy rights.
- vi. Reporting periodically & Scale Up the CoE / CoC: Documentation of the work carried out and submitting to the agencies is a continuous assignment and also helps future work to be undertaken. The whole exercise of interdisciplinary research and innovation is also helping in developing incubation centre and Start-ups for commercialization of IPs, and alternate Revenue generation for sustainability.

1.3.1 Research Collaboration

The centre is well-equipped with skilled staff, computing infrastructure, and appropriate open source and commercial teaching learning tools. Fig 1.2 depicts the numerous research domains the CICS is actively a part of. It involves research activities, sensors fabrication, sensors integration, design thinking, and research in the field of IoT and IIoT.



Fig 1.2: Research domains

1.4 Objectives

- i. To create an eco-system for ultra-low power analog, mixed-signal, RF, and power management services and realize their benefits to society in near future.
- ii. To promote a coherent program of training that will enhance the skill set of underprivileged people in the specified areas with academia-industry collaboration in India and abroad.

- iii. To engage in design/development activities by carrying out funded projects and consultancy works for various organisations and thereby partake in the growth of the nation.
- iv. To establish as a stand-alone centre that can attract people from various domains and leverage substantial interdisciplinary research.

1.5 Courses in Curriculum

The circuit branches of Electronics and Communication Engineering, Electrical and Electronics Engineering, Electronics and Instrumentation, and Electronics and Telecommunication have foundation courses in the areas of IC Design in the curriculum, so that any student from the circuit branch can use the facility available in the centre.

The Electronics and Communication Department's curriculum includes the center's specialised courses as core and electives. This will give the activities at the centre a boost.

UG Courses

- Analog Microelectronic Circuits
- Analog Integrated Circuit Design
- Radio Frequency and Millimeter Wave IC Design
- Mixed signal IC Design

PG Courses


- Analog Integrated Circuit Design
- Radio Frequency IC Design
- Digital VLSI Design
- VLSI for Testing and Testability

1.6 Outcomes

- i. Engage in the fabless design of various IP blocks for Analog ICs / Mixed Signal ICs / RFICs / Memory / Digital ICs / SoCs/ASICs.
- ii. Train students and faculty across India in the areas of Analog ICs / Mixed Signal ICs / RFICs / Memory / Digital ICs / SoCs/ASICs.
- iii. Engage in R&D projects in the areas of Analog ICs / Mixed Signal ICs / RFICs / Memory / Digital ICs / SoCs/ASICs.

The chapter highlighted the organization's profile, as well as the research facility supplied to students under the supervision of experienced academics in order to improve students' perspectives on forthcoming newest technologies through inventive and exciting talks at an industry level. The next chapter addresses the department's activities, possible outcomes from the internship, numerous modules and Industry level projects in commercial licensed softwares, as well as the many MOUs formed by COE with the industries for the benefit of students.





CHAPTER 2

ACTIVITIES OF THE DEPARTMENT

In this chapter, focus will be on the various activities conducted by the CICS, and also the research work in respective fields of electronics. The curriculum offered by the CoE has specialised courses of the centre as core and electives.

2.1. Activities of CICS

The activities under the proposed Centre can be categorised in 2 groups.

- i. Provide industry certified internship for UG/PG students throughout the year for all 3 modules in the areas of IC Design
- ii. Fundamental module (1st and 2nd semester UG students of all circuits branches)
 - a. Intermediate module (3rd and 4th semester UG students of all circuits branches, 1st semester PG students of VLSI/Communication Branch)
 - b. Advanced module (5th and 6th semester UG students of all circuits branches, 2nd and 3rd semester PG students of VLSI/Communication Branch)
- iii. Execute consultancy projects with the companies that we have tied up with. This will help PG/UG students to work on industry related projects which will give them better exposure to the state of the art work.
- iv. Apart from regular workshops, the centre can float specialised certificate programmes in various areas of IC Design in the following years as it is of huge demand.

The specialised certification programmes can be run in online / offline mode with 3 Core courses and 2 Elective courses, with capstone projects. The curriculum of ECE has the specialised courses of the centre as core and electives. This will bring in momentum to the activities in the centre. The centre is well-equipped with skilled staff, computing infrastructure, and appropriate open source and commercial teaching learning tools. The centre will focus on a handful of activities in future as shown in Fig 2.1.



Fig 2.1. Activities under the proposed centre

2.1. Various modules of training programmes

The proposed centre conducts training programmes for undergraduate as well as pos-graduate students. The modules included in the training program are listed in Table 2.1.

Table 2.1: Training programmes

Module 1: Analog Design	Level 1	Introductory course on Analog IC Design with hands on using simulators
	Level 2	"Op-amps for everyone" with hands on simulators
	Level 3	Design of low power analog modules with bias generation with hands on using simulators
Module 2: Mixed signal	Level 1	Introductory course on Mixed signal IC Design with hands on using simulators
Design	Level 2	"Data converters for everyone" with hands on using simulators
	Level 3	Design of ADC/DAC Architectures from specifications with hands on using simulators

9

2.2. Courses in the curriculum

The circuit branches of EC, EE, EI and ET have the foundation courses in the areas of IC Design in the curriculum so that any student from circuit branch can make use of the facility available in the centre. The curriculum of ECE has the specialised courses of the centre as core and electives. This will bring in momentum to the activities in the centre.

Table 2.2: Courses offered by the CoE

UG Courses	
1	Analog Microelectronic Circuits (with lab)
2	Analog Integrated Circuits Design
3	Mixed Signal IC Design
4	Radio Frequency & MMW Integrated Circuit Design
5	VLSI Testing for ICs
PG Courses	
1	Analog Integrated Circuits Design (with lab)
2	Radio Frequency Integrated Circuit Design
3	Digital IC Design
4	VLSI Testing and Testability

2.3. Value Addition to the Institution

The COE brings value addition to the institution.

- 1. By enhancing research, consultancy works in the proposed themes and domains.
- 2. By offering training programmes to students of all disciplines from the various modules offered by the centre and can carry out design projects in the centre.
- 3. Through funded projects from public and private sectors.

- 4. By promoting PG and full time PhD through research activities.
- 5. By offering value addition to the degrees offered by the institution through projects, training programs, workshops, symposiums.
- 6. Fabricated chips will be added to the chip gallery of the centre which can elevate the centre to a hub for IC Design.

2.4. Benefits to the Research Community

The centre provides benefits to the research community in the following ways.


- i. Students / Faculty, both internal and external, can take up the structured training programmes enhancing the research activities.
- ii. Research scholars can use the facility of the centre for their research.

2.5. MOUs from COE

The centre has signed MOUs with

- i. Entuple technologies to assist the centre with fabless design. This will be done by the experts in the appropriate field from entuple technologies.
- ii. Lekha Wireless solutions which will offer consultancy projects and internships to the students from RVCE.
- iii. WPIF which will offer internships to students
- iv. SCL technologies have offered 180nm PDK.

The chapter discussed the potential outcomes of the internship with industry level projects, the benefits to the research community, and the value added to the institution through a possible publication and innovative projects carried out by students for the welfare of the community, adding a significant status to the institution. The next chapter focuses on the tasks completed during the Internship, followed by the Internship's attained learning outcomes.



CHAPTER 3

TASKS PERFORMED

This chapter includes all the tasks performed in the internship and discusses the objectives, design, implementation and results compared with expected outputs.

3.1 Objectives

The objectives covered during the course of the internship were as follows: -

- To understand the basic rules and laws commonly used in the designing and analysis of circuits, namely Kirchhoff's voltage law, Kirchhoff's current law, DeMorgan's theorem and many more.
- ii. To understand the behaviour and operation of linear and non-linear electronic components such as resistor, capacitor, inductor, diode, MOSFET, operational amplifiers, etc.
- iii. To understand the behaviour and operation of digital combinational and sequential logic circuits such as gates, multiplexers, encoders, decoders, latches, etc.
- iv. To design circuits using the above components and to analyse them using the Ltspice software.

3.2 Week-wise Tasks Performed

The tasks performed during the course of the internship are listed in detail below. In the first week, the basics of network analysis was covered. In the consecutive weeks, the simulation software LTspice was introduced. Using the software, several analog and digital circuits were designed and their behaviour was analysed.

3.2.1 WEEK 1

- Introduction to the field of electronics and its various branches.
- Basics of networks including KCL and KVL were refreshed.
- An introduction to digital electronics was given, where information regarding basics were

taught.

- A hands-on interactive session was held to introduce LTSPICE.
- Testing for linearity of various electronic components (Resistor, Capacitor, Inductor) was carried out.
- Quiz conducted regarding the sessions held.

3.2.2 WEEK 2:

- A webinar on "INTRODUCTION TO MICRO/NANO-FABRICATION TECHNOLOGY WITH DEVICE EXAMPLES" was conducted by Ms. Sabhiha Sultana, Prof., IISc, CeNSE (Centre for Nano science and engineering), organised by IEEE RVCE, CAS as a part of the internship at CICS.
- Several important microfabrication techniques such as photolithography, soft lithography, bonding, etching and film deposition were talked about.
- A quiz on the webinar had been conducted.
- Sessions on rectifiers, full wave and bridge rectifiers using diodes, were conducted by the faculty. The same were tested and analysed in the LTSpice simulation software.
- Sessions on digital electronics were conducted which covered the working of multiplexers, decoders and encoders.
- During the end of the second week, a session on the behaviour and operation of MOSFETs was conducted.
- The concept of channel length modulation was introduced, which was later tested & verified in the LTSpice software, by varying the aspect ratio.

3.2.3 WEEK 3:

- In the final week, the students were asked to choose a project of their choice and work on it for the entire week.
- The finished project files, along with the simulation and log files, were submitted to the faculty in charge, based on which the completion of the internship was determined.

The circuits that were rigged up in the software, simulated and analysed were shown in Fig 3.1 to 3.8.

Fig. 3.1 depicts an OR gate that is built using p-n junction diodes, and the respective waveforms obtained after simulation of the circuit in Fig. 3.1 is shown in Fig. 3.2.




Fig 3.1: OR Gate using diodes.

Fig 3.2: Simulation result of the circuit in Fig. 3.1

Fig. 3.3 depicts an AND gate that has been made using only NOR gates and the respective waveforms obtained after simulating the circuit is shown in Fig. 3.4.




Fig 3.3: AND gate using NOR gates.

Fig. 3.4: Simulation result of circuit in Fig. 3.3

Further in the depiction of the AND gate using only two terminal NOR gates shows that, the circuit requires 4 such NOR gates.

- Fig. 3.5 depicts a half adder circuit that is built using only NAND gates, and the waveforms obtained after the simulation of the circuit in Fig. 3.5 is shown in Fig. 3.6.
- Fig. 3.7 shows a NAND gate built using MOSFETs using CMOS technology, and the simulation result obtained is shown in Fig. 3.8.




Fig 3.5: Half adder using NAND gates

Fig 3.6: Simulation result of circuit in Fig. 3.5




Fig 3.7: CMOS NAND Gate

Fig 3.8: Simulation result of circuit shown in Fig. 3.7

OR gate using CMOS OR and NOT gates is shown in Fig. 3.9. The circuit is simulated in LTspice and the obtained resultant waveforms is shown in Fig. 3.10




Fig 3.9: OR gate using CMOS OR and NOT gates

Fig 3.10: Simulation result of circuit shown in Fig. 3.9

An inverting amplifier circuit using operational amplifier, shown in Fig. 3.11, was rigged up in LTspice software, and simulated. The simulation results obtained are shown in Fig. 3.12.




Fig 3.11: Inverting amplifier using Operational Amplifier

Fig 3.12: Simulation result of circuit shown in Fig. 3.11

17

An inverting amplifier circuit using operational amplifier, shown in Fig. 3.11, was rigged up in LTspice software, and simulated. The simulation results obtained are shown in Fig. 3.12




Fig 3.13: Non-inverting amplifier using operational amplifier

Internship Report Department of ECE 2022-23




Fig 3.14: Simulation result of circuit shown in Fig. 3.13

3.3 Project Work Undertaken

During the internship, during the last week, the proposed project was to design a second order HPF using op-amp for desired cut off frequency 2KHz. The said High Pass Filter was built using a Operational Amplifier (Op-amp) for the reason that the internee had prior knowledge of the behavior and operation of a op-amp.

3.3.1 Introduction

An operational amplifier (often op amp or opamp) is a DC-coupled high-gain electronic voltage amplifier with a differential input and, usually, a single-ended output. In this configuration, an op amp produces an output potential (relative to circuit ground) that is typically 100,000 times larger than the potential difference between its input terminals.

3.3.2 Design Process

Passive First order HPF:

- i. First order filters contain only one reactive component i.e. either capacitor or inductor. It is the simplest form of filter made from only two components with resistor being common in both designs i.e. RC & RL.
- ii. In RC circuit the reactance of the capacitor is at low frequency.
- iii. It acts as an open circuit to low frequency signals.
- iv. Thus the low-frequency input signal gets blocked and it never makes it to the output terminal as the whole signal appears across the capacitor.
- v. The capacitor's reactance decreases with increases in the frequency.

vi. Therefore it starts allowing the input signal when it reaches a specific frequency.

Here the signal is attenuated or damped at [5] low frequencies with the output increasing at +20 dB/Decade (6dB/Octave) until the frequency reaches the cut-off point (fc) where again R = Xc. It has a response curve that extends down from infinity to the cut-off frequency, where the output voltage amplitude is $1/\sqrt{2} = 70.7\%$ of the input signal value or -3dB (20 log (Vout/Vin)) of the input value.

Also, in Fig 3.15 we can see that the phase angle (Φ) of the output signal leads that of the input and is equal to +45 degrees at frequency fc.



Fig 3.15 Frequency response of Passive first order HPF

Cut-off Frequency and Phase Shift:

The circuit gain, Av which is given as Vout/Vin (magnitude) and is calculated as:

$$A_{V} = \frac{V_{OUT}}{V_{IN}} = \frac{R}{\sqrt{R^2 + Xc^2}} = \frac{R}{Z}$$

at low $f: Xc \rightarrow \infty$, Vout = 0 at high $f: Xc \rightarrow 0$, Vout = Vin

Fig 3.16 Gain of first order HPF




Fig 3.17 Circuit of first order HPF

$$fc = \frac{1}{2\pi RC}$$

Phase Shift $\phi = \arctan \frac{1}{2\pi fRC}$




Fig 3.18 Cut-off Frequency and phase shift equations Fig 3.19 First Order HPF frequency and phase response

Second Order Filters:

- Second Order Filters which are also referred to as VCVS (voltage-controlled voltage-source) filters, because the op-amp is used as a Voltage Controlled Voltage Source amplifier, are another important type of active filter design because along with the active first order RC filters we looked at previously, higher order filter circuits can be designed using them.
- First order filters can be easily converted into second order filters simply by using an additional RC network within the input or feedback path.
- Then we can define second order filters as simply being: "two 1st-order filters cascaded together with amplification".
- Generally named after their inventor with the most common filter types being: Butterworth, Chebyshev, Bessel and Sallen-Key.
- All these types of filter designs are available as either: low pass filter. Most designs of second order filters are geer, high pass filter, band pass filter and band stop (notch) filter configurations, and being second order filters, all have a 40-dB-per-decade roll-off.
- [9] The Sallen-Key filter design is one of the most widely known and popular 2nd order filter designs, requiring only a single operational amplifier for the gain control and four passive RC components to accomplish the tuning.

Passive Cascaded Second Order HPF:

The above circuit uses two first-order filters connected or cascaded together to form a second-order or two-pole high pass network. Then a first-order filter stage can be converted into a second-order type

Internship Report Department of ECE 2022-23

by simply using an additional RC network. The resulting second-order high pass filter circuit will have a slope of 40 dB/decade (12dB/octave). The Cut-off Frequency of the above circuit is:

$$f_{\rm C} = \frac{1}{2\pi\sqrt{R_1^{}C_1^{}R_2^{}C_2^{}}} Hz$$




Fig 3.20 Cut-off Frequency of Passive Cascaded Second order HPF

Fig 3.21 Circuit diagram of Passive Cascaded Second order HPF

Frequency response of Cascaded Second Order HPF:

- The band of frequencies allowed by the High pass filter is referred as 'Pass Band'
- The Pass band refers to the band width.
- The band of frequencies attenuated by the filter is known as 'stop band'.
- The slope of second order HPF is twice that of the first order HPF.




Fig 3.22 Frequency Response of Cascaded second order HPF

Problems with Cascaded Filters:

1. Loading effect:

In practice, cascading passive filters together to produce larger-order filters is difficult to implement accurately as the dynamic impedance of each filter order affects its neighboring network, thus the current drawn by neighboring higher stages of the filter increases.

2. Drop in Output Voltage:

• As an example, in first order HPF the gain is given by:

Internship Report Department of ECE 2022-23

- Thus, there is a drop in the voltage.
- Further, cascading multiple Filters will cause drastic drop in the output voltage.
- To negate the above drawbacks, typically filters are used along with op-amps (this forms active filters, as it consists of active components like an op-amp which is made up of transistors)


$$A_{V} = \frac{V_{OUT}}{V_{IN}} = \frac{R}{\sqrt{R^2 + Xc^2}} = \frac{R}{Z}$$

Fig 3.23 Gain of first order HPF

Active First Order HPF using op-amp:

An active filter means that its circuit contains an active component such as a transistor, operational amplifier (Op-Amp), etc. mainly for amplification.

- It has very high input impedance which enables an efficient signal transfer without losing any of it in its preceding circuit.
- The output impedance of active filter is very low, which is perfect for efficient signal transfer to its succeeding stage especially if used in multistage filters.



1 Cutoff Frequency Gain Frequency Fc Stop Band

Fig 3.24 Circuit diagram of first order HPF using OP-AMP

Fig 3.25 Ideal frequency response of first order HPF




Fig 3.26 Practical frequency response of first order HPF

22 **Internship Report** Department of ECE 2022-23

Active second order HPF using OP-AMP:

- Using an additional RC network in the input path.
- The stop band roll-off will be twice the first-order filters at 40 dB/decade (12dB/octave).
- [8] Higher-order high pass active filters, such as third, fourth, fifth, etc are formed simply by cascading together first and second-order filters.




Fig 3.27 Circuit diagram of active second order HPF

Fig 3.28 Gain and Cut-off frequency of active second order HPF




Fig 3.29 LT-SPICE circuit

Fig 3.29 shows the circuit diagram of the HPF that was designed and rigged up in LTspice. The frequency response of the same is shown in Fig 3.30.

Internship Report Department of ECE 2022-23




Fig 3.30 LT-SPICE frequency and phase response

Normalized High Pass Frequency Response:

In the high pass filter the steepness of the roll-off in the stop band is -40dB/decade [5]. In the above circuit, the value of the op-amp voltage gain, (Av) is set by the amplifier's feedback network. This only sets the gain for frequencies well within the pass band of the filter. We can choose to amplify the output and set this gain value by whatever amount is suitable for our purpose and define this gain as a constant, K.




Fig 3.31 Normalised HPF frequency response

High Pass Filter Characteristics:

When we talk about cutoff frequency, we refer to the point in the frequency response of the filter where the gain is equal to 50% the peak gain of the signal. i.e., 3dB of the peak gain. [8] In High Pass Filter gain increases with an increase in frequencies. This cutoff frequency fc depends on R and C values of the circuit. Here Time constant $\tau = RC$, the cutoff frequency is inverse proportional to the time constant. Cutoff frequency = $1/2\pi RC$.

Circuit gain is given by

$$AV = Vout/Vin AV = (Vout)/(V in) = R/\sqrt{(R2 + Xc2)} = R/Z$$

- i. At low frequency f: $Xc \rightarrow \infty$, Vout = 0
- ii. At high-frequency f: $Xc \rightarrow 0$, Vout = Vin

Higher Order High Pass Filters:

By cascading the first order filter with second order filter, we can obtain the third order filter. When we cascade two second order filters, we can get the fourth order filter. Like this with the help of first order and second order filters we get the higher order filters.




Fig 3.32 Cascaded higher order HPF

Disadvantages:

- i. If component value is not selected correctly then we end up filtering the frequency which we need.
- ii. They filter out the DC offset of a signal.
- iii. When using active filters, if we do not select correct components then we get unwanted ripples in the passband or the stopband, or unwanted phase shifts in certain frequencies.
- iv. The load effect is more obvious.

Advantages:

- i. They are used in audio processing, which filters unwanted noise.
 - a. [6] Butterworth filter has the magnitude response zero at the geometric centre of the passband. It has the simple transfer function where the coefficients of the polynomials are easy to calculate.
 - b. They are used in various applications such as broadcast receivers to select desired

channel frequency.

- ii. They have a sharp roll-off response.
- iii. This type of filter gives us smoother frequencies.
- iv. High reliability.
- v. Does not require DC power supply.
- vi. Circuit is relatively simple.

Applications:

- i. Used in speakers for amplification.
- ii. It is used in image processing for sharpening the images.
- iii. It prevents amplification of DC current which can harm amplifiers.
- iv. They are applied for AC coupling.
- v. They are used in various control systems, audio processing.
- vi. To transmit higher frequency in case of video related filtesrs.
- vii. We use HPF as a treble equalizer.
- viii. Active High Pass filters are also used in oscilloscopes.

3.3.3 Challenges faced during the project

- i. Could not find the exact values of the resistors and capacitors for maintaining the cut-off frequency at 2KHz.
- ii. Adjusting the cut-off frequency precisely to 2KHz by varying the value of different parameters.
- iii. The values of components obtained were not satisfying the objective requirements. So, had to redo the calculations.

This chapter focused on the tasks that were performed during the course of the 3 week internship, and also a detailed explanation regarding the project that was carried out during the period of the internship.

The next chapter will be dedicated to the skills acquired during the course of the internship and also the reflections and lessons learnt, during the 3 week internship.



CHAPTER 4

REFLECTIONS

The internship was carried out for a period of 3 weeks. During the course of the internship, the fundamentals of electronics were taught and a project was assigned so as to mark the completion of the internship.

4.1 Results

RC coupled CE amplifier for a gain of 100 (40dB) was designed and its operation was verified. The circuit was simulated using LTspice software and theoretical values were verified. The obtained value of gain after simulation was approximately equal to 100 i.e., 40dB. Hence, the objective was met.

4.2 Conclusion

A high pass filter is a simple, effective type of EQ (Equalizer graph) curve generator, one that attenuates unwanted low frequencies from any audio source. They are fantastic when used correctly to clean up unsteady signals and clear unwanted noise.

The allowable frequency, f is at the range fc < f. The frequency smaller than fc will be cut off.

4.2 Learning Outcomes

- Design and implementation of various analog and digital circuits in LTspice: Implementation
 of the most basic circuits in LTspice, and building more complex systems by utilizing the basic
 circuits
- Fabrication of MOSFETs: The various techniques involved in the different steps of MOSFET fabrication, the existing technology and future scope of improvements in terms of reduction in size and subsequent increase in performance.
- Implementation of various combinational digital circuits such as MUX, DEMUX, encoder, decoder, adders, subtractors: These basic circuits form the basis of all the complex circuits that can be built, and are an integral part in the design of any digital circuit.
- Implementation of various sequential digital circuits: Flip-flops and latches are used extensively as memory units or registers. They are used to implement counters, shift registers, analog to digital converters, digital to analog converters, clocks, etc.

- Optimization techniques: Various techniques such as pseudo NMOS logic, pass transistor logic, and transmission gate logic which are used to optimize parameters such as power consumed, area occupied, cost, etc.
- Verilog programming: Three types of modelling: behavioral modelling, dataflow modelling, structural modelling, and implementation of basic circuits



REFERENCES

- V. Dovgun, D. Egorov and V. Novikov, "HIGH-PASS HARMONIC FILTERS: GENERAL PROPERTIES AND DESIGN PROCEDURE," 2019 International Conference on Industrial Engineering, Applications and Manufacturing (ICIEAM), Sochi, Russia, 2019, pp. 1-4, doi: 10.1109/ICIEAM.2019.8743078.
- 2. F. Asadi, "SIMULATION OF ELECTRONIC CIRCUITS WITH LTSPICE®," *Essential Circuit Analysis using LTspice*®, pp. 177–364, 2022.
- 3. P. Ptak, "APPLICATION OF THE SOFTWARE PACKAGE LTSPICE FOR DESIGNING AND ANALYSING THE OPERATION OF ELECTRONIC SYSTEMS," SOCIETY. INTEGRATION. EDUCATION", *Proceedings of the International Scientific Conference*, vol. 5, pp. 402–409, May 2018, doi: 10.17770/sie2018vol1.3118.
- 4. R. L. Boylestad and L. Nashelsky, "ELECTRONIC DEVICES AND CIRCUIT THEORY". New Delhi: *Pearson Education*, 2014.
- 5. J. A. De Lima and W. A. Pimenta, "A FULLY INTEGRATED HIGH-PASS FILTER FOR VERY LOW FREQUENCY APPLICATIONS," 2009 IEEE International Symposium on Circuits and Systems, Taipei, Taiwan, 2009, pp. 257-260, doi: 10.1109/ISCAS.2009.5117734.
- 6. S. RuoFei, "A DESIGN METHOD OF ACTIVE HIGH-PASS BUTTER-WORTH FILTER," 2021 IEEE International Workshop on Electromagnetics: Applications and Student Innovation Competition (iWEM), Guangzhou, China, 2021, pp. 1-3, doi: 10.1109/iWEM53379.2021.9790408.
- 7. LTspice AN Introduction, Jan Hvolgaard Mikkelsen, 2005, Aalborg Uni., Denmark.
- 8. V. Pirajnanchai, J. Nakasuwan, N. Songthanapitak and K. Janchitrapongvej, "HIGH FREQUENCY TRANSISTOR-ONLY HIGH PASS FILTER," 2005 International Symposium on Intelligent Signal Processing and Communication Systems, Hong Kong, China, 2005, pp. 701-704, doi: 10.1109/ISPACS.2005.1595506.
- 9. R. Sun, L. Jin and X. Sun, "A DESIGN METHOD OF ACTIVE BTTERWORTH, HIGH-PASS FILTER WITH SALLEN-KEY TOPOLOGY," 2021 International Conference on Microwave and Millimeter Wave Technology (ICMMT), Nanjing, China, 2021, pp. 1-3, doi: 10.1109/ICMMT52847.2021.9618274.