1. Suppose we want to build a 32-bit counter using the circuit in Figure 1. If the gates used to construct the half-adders in the circuit are assumed to have a 2ns delay each, and the flip-flop overhead is assumed to be negligible, what is the maximum clock frequency we could use to drive our counter? Given the clock frequency you just calculated, how long would it take this counter to roll over (i.e. return to 0). Please show your calculations.

Delay Per haif-adder : 2ns

Total delay =
$$32 \times 2$$
 = 64 ns

Max cloch frequency:

$$\int_{-64}^{232} \times 64$$

The image is a substitute of the image is a substitute

Max clock frequency: 15.625

2. Consider the use of a counter to divide an incoming clock. If our incoming clock signal is 32.768 kHz and we need a 64 Hz signal, how many bits would our counter need to have (i.e. what is n) to divide the incoming clock correctly.

$$\frac{32,768}{64} = 512 = 29$$

$$10 = 9$$

3. If the Seconds per Division setting for Figure 3 was set to 1 ms/div (ie. the time between axis markings is 1 millisecond), what do you think would be a good bit width for the counter in Figure 4, assuming a 50 MHz clock signal was driving the counter? Explain your answer

To ensure the most significant bit (MSB) of the counter does not toggie during the bouncing Penal, we want:
$$2^{n} \times 20 \text{ ns} \geq 5 \text{ms} \Rightarrow 2^{n} \geq 250,000$$
• $2^{17} = 131,072 \Rightarrow 2.62 \text{ ms} \Rightarrow 700 \text{ Short}$
• $2^{18} = 262,144 \Rightarrow 262,144 \times 20 \text{ ns} = 5.24 \text{ ms} \Rightarrow 9000$
• $2^{19} = 524,288 \Rightarrow 10.49 \text{ ms} \Rightarrow 004 \text{ side required range}$

n = 18, because it gives a counter delay of ~ 5.24 ms, which is long enough to cover the bouncing seen in Figure 3