ECEN248-LabReport

Lab Number: 7

Lab Title: Introduction to Sequential Logic

Student's Name: Paola Avila

Student's UIN: 731007033

Date:3/26/2025

Objectives:

This lab aimed to explore the principles and practical uses of sequential logic circuits. The lab started with an in-depth examination of storage elements, focusing on latches and flip-flops, which play a vital role in maintaining state in digital systems. We modeled and simulated these components using Verilog within the Vivado design suite, thereby gaining insights into their behavior and functional characteristics. The lab built upon this foundation by developing synchronous sequential circuits, which focused on integrating flip-flops with combinational logic. By simulating and analyzing synchronous logic systems, we demonstrated how clock signals orchestrate state transitions in digital circuits. In addition, the lab added simulated delays to the combinational logic components. Incorporating these delays allowed us to examine their impact on clock signal timing and synchronization, ultimately deepening our understanding of timing analysis and the practical challenges of real-world digital circuit design.


Design:

To begin the experiment, I started by launching Vivado on a Linux platform and creating a new project called 'lab7.' Next, I developed a file named sr latch.v, where I carefully entered the SR latch code and made sure all necessary components were accurately defined. Upon completion, I created a testbench file for the SR latch and then ran the simulation. In the scopes file, I added the nandSEN and nandREN wires to the waveform window to observe their signal behaviors. After capturing a screenshot of the waveform, I adjusted the delay from #2 to #4 and took another screenshot for comparison.. Next, I created a file called d latch.v, which included 2ns delays in all NAND gates and the inverter, building upon the previous implementation. Following the creation of the testbench file, I ran the simulation and compared the resulting waveform to the specifications listed in Table 2 of the lab manual.. After that, I created a dedicated file for the D flip-flop. I built upon a template, adding the necessary code to guarantee its seamless operation. I created a testbench file to accompany it and incorporated it into the simulation sources. I repeated the simulation process for the SR latch by dragging the relevant wires into the waveform simulation, capturing another screenshot for documentation purposes. I employed behavioral modeling techniques to create a synthesizable Verilog model, describing memory components and generating additional files, including d latch behavioral.v and d flip flop behavioral.v, each accompanied by its own testbench file. Following simulation of these files, I captured screenshots of the waveforms and console outputs for documentation.. In the lab's second part, my focus shifted to designing a 2-bit ripple-carry adder, which I dubbed adder 2bit.v.To facilitate testing, I created a corresponding testbench file.After finalizing the required code, I modified the testbench to incorporate around 16 test cases, setting the maximum value for evaluation at 15. Having completed the 2-bit ripple-carry adder, I then developed the synchronous adder. Then simulated the synchronous adder and defined the clock period from 40

to 18 and observed the waveform. Also increase the defined Clock period and until the test all the test bench passes.

Results:

E




```
module sr_latch (Q, notQ, En, S, R);
// Port līst
output wire Q, notQ; // Outputs of the latch
input wire En, S, R; // Enable, Set, and Reset inputs
// Intermediate nets
wire nandSEN, nandREN; // Intermediate signals from NAND gates
'// NAND gates to create the SR latch functionality
 nand #2 nandO(Q, nandSEN, notQ); // 2ns delay
 nand #2 nandl(notQ, nandREN, Q); //also change to #4
     // assign intermediate wires
     assign nandSEN = ~(S & En);
assign nandREN = ~(R & En);
endmodule
             add wave: Time (s): cpu = 00:00:03 ; elapsed = 00
             # run 1000ns
                          SR-latch Reset Test passed
                         SR-latch Hold 0 Test passed
                            SR-latch Set Test passed
                         SR-latch Hold 1 Test passed
                  SR-latch Reset from Set Test passed
                   SR-latch Enable Hold Test 1 passed
                   SR-latch Enable Hold Test 2 passed
                   SR-latch Enable Hold Test 3 passed
```

Part 1: (SR _Latch (#4)):

Change all the delays in your code from "#2" to "#4". Explain the results of the simulation. Run the test bench again and take a screenshot with the console message

The SRlatch failed the reset and set tests mainly because it mishandled states, causing undefined behavior and output instability when both S and R are high. The propagation delay set at #4 causes input changes to take longer to influence the outputs, thereby disrupting the timing of the test sequences. Improper management of the enable signal En can cause the latch to malfunction, resulting in incorrect responses to the SSS and RRR inputs and subsequent test failures




```
timescale lns / lns
  Сотрапу:
                                                                             add_wave: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:0
// Engineer:
                                                                            # run 1000ns
// Create Date: 03/21/2025 03:56:37 PM
                                                                                           SR-latch Reset Test failed: X should be 1
// Design Name:
                                                                                          SR-latch Hold 0 Test passed
// Module Name: sr_latch_tb
                                                                                             SR-latch Set Test failed: 3 should be 2
// Project Name:
                                                                                          SR-latch Hold 1 Test passed
// Target Devices:
                                                                                  SR-latch Reset from Set Test failed: 3 should be 1
// Tool Versions:
                                                                                   SR-latch Enable Hold Test 1 passed
// Description:
                                                                                   SR-latch Enable Hold Test 2 passed
                                                                                   SR-latch Enable Hold Test 3 passed
// Dependencies:
                                                                                   SR-latch Enable Hold Test 4 passed
// Revision:
                                                                             Some tests failed
// Revision 0.01 - File Created
                                                                             ¢ston called at time ⋅ 188 ns ⋅ File "/home/worads/n/navi
// Additional Comments:
module sr_latch (Q, notQ, En, S, R);
// Port list
 output wire Q, notQ; // Outputs of the latch
 input wire En, S, R; // Enable, Set, and Reset inputs
 // Intermediate nets
 wire nandSEN, nandREN; // Intermediate signals from NAND gates
 // NAND gates to create the SR latch functionality
 // Generates intermediate signal for Set input
 nand #4 nandO (nandSEN, S, En);
 nand #4 nandl (nandREN, R, En);// Generates intermediate signal for Reset input
 nand #4 nand2 (Q, nandSEN, notQ); // Generates Q output based on nandSEN and
```

nand #4 nand3 (notQ, nandREN, Q); // Generates notQ output based on nandREN and Q


endmodule

Experiment Part 1: (D_latch)




```
// Company:
// Engineer:
V/ Create Date: 03/21/2025 04:13:55 PM
\// Design Name:
'// Module Name: d_latch_tb
// Project Name:
// Target Devices:
// Tool Versions:
V/ Description:
// Dependencies:
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
module d latch(Q, notQ, En, D);
   input wire D, En; // only 2 inputs for the D-latch
   output wire Q, notQ; // 2 outputs, Q, and ~Q
   wire nandEnD, nandEnDnot; // Internal wires
   nand #2 nandO(Q, nandEnD, notQ);
                                    // NAND gate creating Q output using D and control signals
   nand #2 nandl(notQ, nandEnDnot, Q);
                                    // NAND gate creating notQ output, cross-coupled with Q
   assign nandEnD = \sim(En & D);
                                    // Generates control signal when Enable and D are high
   assign nandEnDnot = \sim(En & \simD);
                                    // Generates control signal when Enable is high and D is low
endmodule:
                     send msg to Add wave-t wakning indicip tevet s
              ¢
                  }
              # }
              # run 1000ns
                           D-latch Enable Test 1 passed
                          D-latch Enable Test 2 passed
                             D-latch Hold Test 1 passed
                             D-latch Hold Test 2 passed
                             D-latch Hold Test 3 passed
                            D-latch Hold Test 4 passed
              All tests passed
              $ston ralled at time ⋅ 7A ns ⋅ File "/home/worsds/n/r
```

Part 1: (D Flip Flop)



-21- m dalle A.L. J


Part 1:(D latch behavioral)



```
`timescale lns / lps
// Company:
// Engineer:
77
\// Create Date: 03/21/2025 04:32:30 PM
√/ Design Name:
'// Module Name: d_latch_behavioral_tb
// Project Name:
// Target Devices:
// Tool Versions:
V/ Description:
\// Dependencies:
77
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
module d_latch_behavioral (
 output req Q, // Driven with a behavioral statement
 output wire notQ, // Driven with a dataflow statement
 input wire D, En // Input wires
 );
 // Describe behavior of D latch
 always @ (En or D) // Trigger on changes to En or D
 begin
 if (En) // If En is high
 Q=D; //Set QtoD
 // else Q remains unchanged (implicit)
 assign notQ = -Q; // notQ is the inverse of Q
 endmodule
        add_wave: Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:0
        f run 1000ns
                D-latch Enable Test 1 passed
                D-latch Enable Test 2 passed
                  D-latch Hold Test 1 passed
                  D-latch Hold Test 2 passed
                  D-latch Hold Test 3 passed
                  D-latch Hold Test 4 passed
        All tests passed
        stop called at time : 70 ns : File "/home/ugrads/p/pavi
```

Part 1: (D flip flop behavioral)

All tests passed



¢ston ralled at time ⋅ 211 ns ⋅ File "/home/uorads/o/navilal

Experiment Part 2 : (Adder _2bit)




Experiment Part 2: (Adder_synchronous) (Clock Period 20)

end

endmodule




Experiment Part 2 : (Adder_synchronous) (Clock Period 18)



```
# run 1000ns
           Synchronous Adder Test passed
           Synchronous Adder Test failed: 07 should be 03
           Synchronous Adder Test failed: 00 should be 04
           Synchronous Adder Test failed: 06 should be 02
           Synchronous Adder Test passed
           Synchronous Adder Test passed
           Synchronous Adder Test passed
           Synchronous Adder Test passed
           Synchronous Adder Test failed: 00 should be 04
           Synchronous Adder Test passed
Some tests failed
```

Experiment Part 2: (Adder synchronous) (Clock Period 30)



```
add_wave: Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:18 . Memor
f run 1000ns
          Synchronous Adder Test passed
          Synchronous Adder Test passed
ill tests passed
```

Post lab deliverable

- 1.Modifying the delay from 2 ns to 4 ns caused failures in several test cases, particularly in the reset and set tests, which impacts test bench validity. The 10 ns wait period is insufficient, as multiple NAND gates introduce a cumulative delay that prevents outputs from stabilizing before being read.
- 2. The increased delay in output synchronization causes the Q and not Q outputs to fail in accurately capturing the clock signal at its rising edge. This misalignment can lead to incorrect output states and affects the reliability of the sequential logic.
- 3.Behavioral Verilog simulations do not account for the propagation delays observed in structural simulations, implying that latches and flip-flops are synchronized. This discrepancy can lead to misleading interpretations of the timing behavior in the design.
- 4.Assessment of Worst-Case Propagation Delay: The design exhibits a worst-case propagation delay of 20 ns, indicating potential suboptimal circuit architecture.
- 5.Clock Rate and Circuit Efficiency Considerations: The maximum frequency matches the CLOCK_PERIOD set in the testbench. Increasing the adder's width reduces the clock rate. To speed it up, raise the clock rate of the adder module. In testing, CLOCK_PERIOD values of 20 and 40 worked.

Important Student Feedback

One of the most important aspects of this lab that I appreciated was the comprehensive coverage of Verilog, which provided a wealth of learning opportunities, and the diverse range of intricate waveforms that were showcased. Overall, I found this lab to be quite interesting, with a clear and concise set of instructions, and I really enjoyed this valuable learning experience