

Github: https://github.com/PawelZieba01/VDIC_AGH/tree/lab2

Lab 2 Updated Tests:

1. **Program the routing table to output sout0 and verify correct frame transmission**
2. **Program the routing table to output sout1 and verify correct frame transmission**
3. **Verify module reset behavior** – expected output states: sout0 = 1, sout1 = 1
4. **Test forwarding a valid packet to sout0** – expected: identical packet appears on the output
5. **Test forwarding a valid packet to sout1** – expected: identical packet appears on the output
6. **Test forwarding a invalid packet to sout0** – expected: no packet transmitted on either sout0 or sout1
7. **Test forwarding a invalid packet to sout1** – expected: no packet transmitted on either sout0 or sout1
8. **Test forwarding a packet with an incorrect start bit** – expected: no packet transmitted on either sout0 or sout1
9. **Test forwarding a packet with an incorrect stop bit** – expected: no packet transmitted on either sout0 or sout1
10. **Test forwarding a packet with an incorrect parity bit** – expected: no packet transmitted on either sout0 or sout1