

NAND

Date			
------	--	--	--

* ISE design suite 14.7 — clk. (app)

file

new project

Name — NANDing

location — make new folder — ok

working directory — —

Description — —

Next

Next

Finish

Hierarchy

xc6sbg — Right click — new source



VHDL module


filename - nandi

location — —

Next

Post name	Direction
a	in
b	in
y	out

next




code cheti.

Nand gate formula

begin

$y \leq \text{not } (A \text{ and } B);$



Hierarchy

↳ xc6

↳ nandling - Behavioral - clk

synthesise xst

nandling - Behavior - Right clk -
new source

implementation constraints
file ↓

file name - nandling

Next

finish

(program - निहायनी)

NET "A" LOC = "P6";

— 11 — B ——— 11 ——— "P58";

— 11 — 4 ——— 11 ——— 3 "P5";

Save

run

synthesise - xst → right clk → run all

implement design → right clk → run all.

synthesise ① → view RTL ② → right click → Run all

clk

Diagram में

double clk के न screen-करोती.

Implement design — right click — run all

↓ generate programming

↓ Right clk — Run —

✓ green tick generate pr

Stepup joint kaaycha
Hidachny

⊕ — nanding — Behavioral

click → (file dimate) — nanding. ycf
(user construct file)

configure target device → Right clk → run
[ok]

new file open etc.

Boundary scan → double click

right click to add
device or InitialRe

right click — initialize
chain

↓
diagram gate

[No]

diagram करती click कराये.

double click
↓

folder


↓
bit file select

↓

open
↓



diagram — right click — program



program succeeded.