Atomic Operations across GPU generations

Juan Gómez-Luna

University of Córdoba (Spain)



About me

- Juan Gómez-Luna
- Telecommunications Engineering (University of Sevilla, 2001)
- Since 2005 Lecturer at the University of Córdoba
- PhD Thesis (University of Córdoba, 2012)
 - Programming Issues for Video Analysis on Graphics Processing Units
- Research collaborations:
 - Technical University Munich (Germany)
 - Technical University Eindhoven (The Netherlands)
 - University of Illinois at Urbana-Champaign (USA)
 - University of Málaga (Spain)
 - Barcelona Supercomputing Center (Spain)
- PI of University of Córdoba GPU Education Center (supported by NVIDIA)

Outline

- Uses of atomic operations
- Atomic operations on shared memory
 - Evolution across GPU generations
 - Case studies
 - Stream compaction
 - Histogramming
 - Reduction
- Atomic operations on global memory
 - Evolution across GPU generations
 - Case studies
 - Scatter vs. gather
 - Adjacent thread block synchronization

Uses of atomic operations

Collaboration

- Atomics on an array that will be the output of the kernel
- Example
 - Histogramming

Synchronization

- Atomics on memory locations that are used for synchronization or coordination
- Example
 - Locks, flags...

Uses of atomic operations

- CUDA provides atomic functions on shared memory and global memory
- Arithmetic functions
 - Add, sub, max, min, exch, inc, dec, CAS

```
int atomicAdd(int*, int);
```

- Bitwise functions
 - And, or, xor
- Integer, uint, ull, and float

Outline

- Uses of atomic operations
- Atomic operations on shared memory
 - Evolution across GPU generations
 - Case studies
 - Stream compaction
 - Histogramming
 - Reduction
- Atomic operations on global memory
 - Evolution across GPU generations
 - Case studies
 - Scatter vs. gather
 - Adjacent thread block synchronization

Code

- CUDA: int atomicAdd(int*, int);
- PTX: atom.shared.add.u32 %r25, [%rd14], 1;
- SASS:

Tesla, Fermi, Kepler

```
/*00a0*/ LDSLK PO, R9, [R8];
/*00a8*/ @PO IADD R10, R9, R7;
/*00b0*/ @PO STSCUL P1, [R8], R10;
/*00b8*/ @!P1 BRA OxaO;
```


Maxwell

```
/*01f8*/ ATOMS.ADD RZ, [R7], R11;
```


Native atomic operations for 32-bit integer, and 32-bit and 64-bit atomicCAS

Lock/Update/Unlock vs. Native atomic operations


- Atomic conflict degree
 - Intra-warp conflict degree from 1 to 32




- Microbenchmarking on Tesla, Fermi and Kepler
 - Position conflicts (GTX 580 Fermi)




- Microbenchmarking on Tesla, Fermi and Kepler
 - Position conflicts (K20 Kepler)



- Microbenchmarking on Maxwell
 - Position conflicts (GTX 980 Maxwell)



Filtering / Stream compaction




- Filtering
 - Global m
 - Shared

```
__global__ void
int i = thread
if(i < n && si
int index =
    dst[index] =
}</pre>
```


```
global void filter shared k(int *dst, int *nres, const int* src, int n, int value) {
  shared int l n;
int i = blockIdx.x * (NPER THREAD * BS) + threadIdx.x;
for (int iter = 0; iter < NPER THREAD; iter++) {</pre>
  // zero the counter
  if (threadIdx.x == 0)
    1 n = 0;
  syncthreads();
  // get the value, evaluate the predicate, and
  // increment the counter if needed
  int d, pos;
  if(i < n) {
    d = src[i];
   if(d != value)
       pos = atomicAdd(&l n, 1);
  syncthreads();
  // leader increments the global counter
  if(threadIdx.x == 0)
     l n = atomicAdd(nres, l n);
  syncthreads();
  // threads with true predicates write their elements
  if(i < n && d != value) {
    pos += l n; // increment local pos by global counter
    dst[pos] = d;
    syncthreads();
  i += BS;
```


Filtering / Stream compaction: Shared memory

atomics




Filtering / Stream compaction






Find more: CUDA Pro Tip: Optimized Filtering with Warp-Aggregated Atomics

Privatization for histogram generation




Privatization


- 256-bin histogram calculation for 100 real images
 - Shared memory implementation uses 1 sub-histogram per block
 - Global atomics were greatly improved in Kepler




Histogram calculation




- Histogram calculation
- Natural images: spatial correlation



- Histogram calculation
- Privatization + Replication + Padding




- Histogram calculation: 100 real images
 - Privatization + Replication + Padding



Privatization


- 256-bin histogram calculation for 100 real images
 - Shared memory implementation uses 1 sub-histogram per block
 - Global atomics were greatly improved in Kepler



University of Illinois at Urbana-Champaign. ECE408. October 22, 2015

Reduction

Tree-based algorithm is recommended (avoid scatter style)





Reduction

- 7 versions in CUDA samples: Tree-based reduction in shared memory
 - Version 0: No whole warps active
 - Version 1: Contiguous threads, but many bank conflicts
 - Version 2: No bank conflicts
 - Version 3: First level of reduction when reading from global memory
 - Version 4: Warp shuffle or unrolling of final warp
 - Version 5: Warp shuffle or complete unrolling
 - Version 6: Multiple elements per thread sequentially

Reduction

Juan Gómez Luna






Outline


- Uses of atomic operations
- Atomic operations on shared memory
 - Evolution across GPU generations
 - Case studies
 - Stream compaction
 - Histogramming
 - Reduction
- Atomic operations on global memory
 - Evolution across GPU generations
 - Case studies
 - Scatter vs. gather
 - Adjacent thread block synchronization


Atomic operations on global memory


- Tesla:
 - Executed on DRAM
- Fermi:
 - Executed on L2
 - Atomic units near L2
- Kepler and Maxwell:
 - Atomic units near L2 now have kind of local cache



```
global void s2g gpu scatter kernel (unsigned int* in, unsigned int* out,
   unsigned int num in, unsigned int num out) {
   unsigned int inIdx = blockIdx.x*blockDim.x + threadIdx.x;
   if(inIdx < num in) {</pre>
       unsigned int intermediate = outInvariant(in[inIdx]);
       for(unsigned int outIdx = 0; outIdx < num out; ++outIdx) {</pre>
            atomicAdd(&(out[outIdx]), outDependent(intermediate, inIdx, outIdx));
qlobal void s2g gpu gather kernel(unsigned int* in, unsigned int* out,
   unsigned int num in, unsigned int num out) {
   unsigned int outIdx = blockIdx.x*blockDim.x + threadIdx.x;
   if(outIdx < num out) {</pre>
       unsigned int out reg = 0;
       for(unsigned int inIdx = 0; inIdx < num in; ++inIdx) {</pre>
           unsigned int intermediate = outInvariant(in[inIdx]);
           out reg += outDependent(intermediate, inIdx, outIdx);
       out[outIdx] += out reg;
```








Case study: Adjacent block synchronization

- GPU programming with CUDA (or OpenCL) might not completely exploit inherent parallelism in some algorithms
 - In-place operations
 - Possible dependence between consecutive thread blocks
 - Bulk synchronous parallel programming
 - Thread block synchronization requires kernel termination and relaunch


Case study: Adjacent block synchronization

- In-place matrix padding
 - Limited GPU memory makes it desirable




Case study: Adjacent block synchronization

- In-place matrix padding
 - Temporary storage into on-chip memory
 - Bulk synchronous programming
 - Global synchronization = kernel termination





- Motivation: In-place matrix padding
 - 5000x4900 -> 5000x5000
 - Almost 100 rows moved in first iteration
 - 181 iterations with some parallelism
 - Last 99 iterations moved sequentially
 - Effective throughput only less than 20% peak bw.




- Regular Data Sliding
 - Dynamic thread block id allocation
 - Avoids deadlocks
 - Loading stage
 - Coarsening factor
 - Adjacent thread block synchronization
 - Avoids kernel termination and relaunch
 - Storing stage

Timing comparison of the two approaches








Kernel Termination and Re-launch

- Regular Data Sliding
 - Adjacent block synchronization (Yan et al., 2013)
 - Leader thread waits for previous block flag set
 - Avoids kernel termination and relaunch


```
__syncthreads();
if (tid == 0){
    // Wait
    while(atomicOr(&flags[bid_ - 1], 0) == 0){;}
    // Set flag
    atomicOr(&flags[bid_], 1);
}
__syncthreads();
```


- Regular Data Sliding
 - Dynamic block id allocation
 - Avoids deadlocks

```
__shared__ int bid_;
if (tid == 0)
   bid_ = atomicAdd(&S, 1);
__syncthreads;
```




- Regular Data Sliding: Padding and Unpadding
 - Baseline = bulk synchronous implementation (Motivation)
 - Up to 9.11x (Maxwell) and up to 73.25x (Hawaii)






Padding on NVIDIA Maxwell



Padding on AMD Hawaii



Unpadding on NVIDIA Maxwell


Unpadding on AMD Hawaii

- Irregular Data Sliding
 - Dynamic block id allocation
 - Loading stage
 - Local counter
 - Reduction
 - Adjacent block synchronization
 - Storing stage
 - Binary prefix-sum within the thread block

- Irregular Data Sliding
 - Adjacent block synchronization
 - count (shared memory variable) contains reduction result
 - flag+count is prefix sum of blocks' reductions
 - count = flag makes it visible to all threads in block


```
__syncthreads();
if (tid == 0){
    // Wait
    while(atomicOr(&flags[bid_ - 1], 0) == 0){;}
    // Set flag
    int flag = flags[bid_ - 1];
    atomicAdd(&flags[bid_], flag + count);
    count = flag;
}
__syncthreads();
```


Irregular Data Sliding: Select



Select (remove)

Predicate: True if it is even






Up to 3.05x Thrust on Maxwell 2.80x on Kepler 1.78x on Fermi

Irregular Data Sliding

- Stream compaction
 - Our Ip stable implementation is 68% of the fastest Oop unstable kernel


Unique

- Up to 3.24x Thrust on Maxwell
- 2.73x on Kepler
- 1.66x on Fermi



Partition

- Up to 2.84x Thrust on Maxwell
- 2.88x on Kepler
- 1.64x on Fermi



Summary

- Significant hardware improvements for atomic operations
 - Shared memory: Native integer atomics
 - Global memory: L2 + Buffer in ROPs
- They can free programmers from applying software optimization
 - Histogramming
- They may allow a more natural way of coding, saving many lines of code
 - Reduction
- They may allow using new, faster algorithms
 - Filtering
 - Adjacent synchronization

Atomic Operations across GPU generations

Juan Gómez-Luna

University of Córdoba (Spain) el1goluj@uco.es gomezlun@illinois.edu

