

# Spartan-3AN FPGA Family Data Sheet

DS557 June 2, 2008

# Module 1: Introduction and Ordering Information

#### DS557-1 (v3.1) June 2, 2008

- Introduction
- Features
- Architectural Overview
- Configuration Overview
- In-system Flash Memory Overview
- General I/O Capabilities
- Supported Packages and Package Marking
- Ordering Information

## **Module 2: Functional Description**

### DS557-2 (v3.1) June 2, 2008

The functionality of the Spartan®-3AN FPGA family is described in the following documents:

- UG331: Spartan-3 Generation FPGA User Guide
  - Clocking Resources
  - Digital Clock Managers (DCMs)
  - Block RAM
  - Configurable Logic Blocks (CLBs)
    - Distributed RAM
    - SRL16 Shift Registers
    - Carry and Arithmetic Logic
  - I/O Resources
  - Embedded Multiplier Blocks
  - Programmable Interconnect
  - ISE® Design Tools and IP Cores
  - Embedded Processing and Control Solutions
  - Pin Types and Package Overview
  - Package Drawings
  - Powering FPGAs
  - Power Management
- <u>UG332</u>: Spartan-3 Generation Configuration User Guide
  - Configuration Overview
  - Configuration Pins and Behavior

- Bitstream Sizes
- Detailed Descriptions by Mode
  - Self-contained In-System Flash mode
  - Master Serial Mode using Platform Flash PROM
  - Master SPI Mode using Commodity Serial Flash
  - · Master BPI Mode using Commodity Parallel Flash
  - Slave Parallel (SelectMAP) using a Processor
  - Slave Serial using a Processor
  - JTAG Mode
- ISE iMPACT Programming Examples
- MultiBoot Reconfiguration
- Design Authentication using Device DNA
- UG333: Spartan-3AN In-System Flash User Guide
- UG334: Spartan-3AN Starter Kit User Guide

# **Module 3: DC and Switching Characteristics** DS557-3 (v3.1) June 2, 2008

- DC Electrical Characteristics
  - Absolute Maximum Ratings
  - Supply Voltage Specifications
  - Recommended Operating Conditions
- Switching Characteristics
  - I/O Timing
  - Configurable Logic Block (CLB) Timing
  - Multiplier Timing
  - Block RAM Timing
  - Digital Clock Manager (DCM) Timing
  - Suspend Mode Timing
  - Device DNA Timing
  - Configuration and JTAG Timing

# **Module 4: Pinout Descriptions**

## DS557-4 (v3.1) June 2, 2008

- Pin Descriptions
- Package Overview
- Pinout Tables
- Footprint Diagrams

<b>SPARTAN-3</b>
GENERATION

www.xilinx.com/spartan3an

Spartan-3AN FPGA	Status
XC3S50AN	Production
XC3S200AN	Production
XC3S400AN	Production
XC3S700AN	Production
XC3S1400AN	Production

© 2007-2008 Xilinx, Inc. All rights reserved. XILINX, the Xilinx logo, and other designated brands included herein are trademarks of Xilinx, Inc. PCI is a trademark of PCI-SIG. All other trademarks are the property of their respective owners.





# Spartan-3AN FPGA Family: Introduction and Ordering Information

DS557-1 (v3.1) June 2, 2008

**Product Specification** 

### Introduction

The Spartan-3AN FPGA family combines the best attributes of a leading edge, low cost FPGA with nonvolatile technology across a broad range of densities. The family combines all the features of the Spartan-3A FPGA family plus leading technology in-system Flash memory for configuration and nonvolatile data storage.

The Spartan-3AN FPGA family is excellent for space-constrained applications such as blade servers, medical devices, automotive infotainment, telematics, GPS, and other small consumer products. Combining FPGA and Flash technology minimizes chip count, PCB traces and overall size while increasing system reliability.

The Spartan-3AN FPGA internal configuration interface is completely self-contained, increasing design security. The family maintains full support for external configuration. The Spartan-3AN FPGA is the world's first nonvolatile FPGA with MultiBoot, supporting two or more configuration files in one device, allowing alternative configurations for field upgrades, test modes, or multiple system configurations.

#### **Features**

- The new standard for low cost nonvolatile FPGA solutions
- Eliminates traditional nonvolatile FPGA limitations with the advanced 90 nm Spartan-3A device feature set
  - Memory, multipliers, DCMs, SelectIO, hot swap, power management, etc.
- Integrated robust configuration memory
  - Saves board space
  - ♦ Improves ease-of-use
  - Simplifies design
  - Reduces support issues
- Plentiful amounts of nonvolatile memory available to the user
  - ♦ Up to 11+ Mb available
  - MultiBoot support
  - Embedded processing and code shadowing
  - Scratchpad memory
- Robust 100K Flash memory program/erase cycles

- 20 years Flash memory data retention
- Security features provide bitstream anti-cloning protection
  - Buried configuration interface
  - Unique Device DNA serial number in each device for design Authentication to prevent unauthorized copying
  - Flash memory sector protection and lockdown
- Configuration watchdog timer automatically recovers from configuration errors
- Suspend mode reduces system power consumption
  - Retains all design state and FPGA configuration data
  - Fast response time, typically less than 100 μs
- Full hot-swap compliance
- Multi-voltage, multi-standard SelectIO<sup>™</sup> interface pins
  - ♦ Up to 502 I/O pins or 227 differential signal pairs
  - LVCMOS, LVTTL, HSTL, and SSTL single-ended signal standards
  - ◆ 3.3V, 2.5V, 1.8V, 1.5V, and 1.2V signaling
  - Up to 24 mA output drive
  - ♦ 3.3V±10% compatibility and hot swap compliance
  - 622+ Mb/s data transfer rate per I/O
  - ♦ DDR/DDR2 SDRAM support up to 400 Mb/s
  - LVDS, RSDS, mini-LVDS, PPDS, HSTL/SSTL differential I/O
- Abundant, flexible logic resources
  - Densities up to 25.344 logic cells
  - Optional shift register or distributed RAM support
  - ♦ Enhanced 18 x 18 multipliers with optional pipeline
- Hierarchical SelectRAM™ memory architecture
  - ♦ Up to 576 Kbits of dedicated block RAM
  - Up to 176 Kbits of efficient distributed RAM
- Up to eight Digital Clock Managers (DCMs)
- Eight global clocks and eight additional clocks per each half of device, plus abundant low-skew routing
- Complete Xilinx <u>ISE®</u> and <u>WebPACK</u>™ software development system support
- <u>MicroBlaze</u><sup>™</sup> and <u>PicoBlaze</u><sup>™</sup> embedded processor cores
- Fully compliant 32-/64-bit 33 MHz PCI™ technology support
- Low-cost QFP and BGA Pb-free (RoHS) packaging options
  - Pin-compatible with Spartan-3A FPGA family

Table 1: Summary of Spartan-3AN FPGA Attributes

Device	System Gates	Equivalent Logic Cells	CLBs	Slices	Distributed RAM bits <sup>(1)</sup>	Block RAM bits <sup>(1)</sup>	Dedicated Multipliers	DCMs	Maximum User I/O	Maximum Differential I/O Pairs	Bitstream Size (1)	In-System Flash bits
XC3S50AN	50K	1,584	176	704	11K	54K	3	2	108	50	427K	1M
XC3S200AN	200K	4,032	448	1792	28K	288K	16	4	195	90	1,168K	4M
XC3S400AN	400K	8,064	896	3,584	56K	360K	20	4	311	142	1,842K	4M
XC3S700AN	700K	13,248	1472	5,888	92K	360K	20	8	372	165	2,669K	8M
XC3S1400AN	1400K	25,344	2816	11,264	176K	576K	32	8	502	227	4,644K	16M

#### Notes:

- 1. By convention, one Kb is equivalent to 1,024 bits and one Mb is equivalent to 1,024 Kb.
- 2. The XC3S400AN and the XC3S700AN have the same number of block RAMs and multipliers because the XC3S700AN adds DCMs as shown in Figure 1.

© 2007-2008 Xilinx, Inc. All rights reserved. XILINX, the Xilinx logo, and other designated brands included herein are trademarks of Xilinx, Inc. PCI is a trademark of PCI-SIG. All other trademarks are the property of their respective owners.



## **Architectural Overview**


The Spartan-3AN FPGA architecture is compatible with that of the Spartan-3A FPGA. The architecture consists of five fundamental programmable functional elements:

- Configurable Logic Blocks (CLBs) contain flexible Look-Up Tables (LUTs) that implement logic plus storage elements used as flip-flops or latches.
- Input/Output Blocks (IOBs) control the flow of data between the I/O pins and the internal logic of the device. IOBs support bidirectional data flow plus 3-state operation. They support a variety of signal standards, including several high-performance differential standards. Double Data-Rate (DDR) registers are included.
- **Block RAM** provides data storage in the form of 18-Kbit dual-port blocks.
- Multiplier Blocks accept two 18-bit binary numbers as inputs and calculate the product.

 Digital Clock Manager (DCM) Blocks provide self-calibrating, fully digital solutions for distributing, delaying, multiplying, dividing, and phase-shifting clock signals.

These elements are organized as shown in Figure 1. A dual ring of staggered IOBs surrounds a regular array of CLBs. Each device has two columns of block RAM except for the XC3S50AN, which has one column. Each RAM column consists of several 18-Kbit RAM blocks. Each block RAM is associated with a dedicated multiplier. The DCMs are positioned in the center with two at the top and two at the bottom of the device. The XC3S50AN has DCMs only at the top, while the XC3S700AN and XC3S1400AN add two DCMs in the middle of the two columns of block RAM and multipliers.

The Spartan-3AN FPGA features a rich network of traces that interconnect all five functional elements, transmitting signals among them. Each functional element has an associated switch matrix that permits multiple connections to the routing.



#### Notes:

 The XC3S700AN and XC3S1400AN have two additional DCMs on both the left and right sides as indicated by the dashed lines. The XC3S50AN has only two DCMs at the top and only one Block RAM/Multiplier column.

Figure 1: Spartan-3AN Family Architecture






Figure 2: Spartan-3AN FPGA Configuration Interface from Internal SPI Flash Memory

# Configuration

Spartan-3AN FPGAs are programmed by loading configuration data into robust, reprogrammable, static CMOS configuration latches (CCLs) that collectively control all functional elements and routing resources. The FPGA's configuration data is stored on-chip in nonvolatile Flash memory, or externally in a PROM or some other nonvolatile medium, either on or off the board. After applying power, the configuration data is written to the FPGA using any of seven different modes:

- Configure from internal SPI Flash memory (Figure 2)
  - Completely self-contained
  - Reduced board space
  - Easy-to-use configuration interface
- Master Serial from a Xilinx Platform Flash PROM
- Serial Peripheral Interface (SPI) from an external industry-standard SPI serial Flash
- Byte Peripheral Interface (BPI) Up from an industry-standard x8 or x8/x16 parallel NOR Flash
- Slave Serial, typically downloaded from a processor
- Slave Parallel, typically downloaded from a processor
- Boundary-Scan (JTAG), typically downloaded from a processor or system tester

The MultiBoot feature stores multiple configuration files in the on-chip Flash, providing extended life with field upgrades. MultiBoot also supports multiple system solutions with a single board to minimize inventory and simplify the addition of new features, even in the field. Flexibility is maintained to do additional MultiBoot configurations via the external configuration method.

The Spartan-3AN device authentication protocol prevents cloning. Design cloning, unauthorized overbuilding, and complete reverse engineering have driven device security requirements to higher and higher levels. Authentication moves the security from bitstream protection to the next generation of design-level security protecting both the design and embedded microcode. The authentication algorithm is entirely user defined, implemented using FPGA logic. Every product, generation, or design can have a different algorithm and functionality to enhance security.

## **In-System Flash Memory**

Each Spartan-3AN FPGA contains abundant integrated SPI serial Flash memory, shown in Table 2, used primarily to store the FPGA's configuration bitstream. However, the Flash memory array is large enough to store at least two MultiBoot FPGA configuration bitstreams or nonvolatile data required by the FPGA application, such as code-shadowed MicroBlaze processor applications.

Table 2: Spartan-3AN Device In-system Flash Memory

Part Number	Total Flash Memory (bits)	FPGA Bitstream (bits)	Additional Flash Memory (bits) <sup>(1)</sup>
XC3S50AN	1,081,344	437,312	642,048
XC3S200AN	4,325,376	1,196,128	3,127,872
XC3S400AN	4,325,376	1,886,560	2,437,248
XC3S700AN	8,650,752	2,732,640	5,917,824
XC3S1400AN	17,301,504	4,755,296	12,545,280

Aligned to next available page location.

After configuration, the FPGA design has full access to the in-system Flash memory via an internal SPI interface; the control logic is implemented with FPGA logic. Additionally, the FPGA application itself can store nonvolatile data or provide live, in-system Flash updates.

The Spartan-3AN device in-system Flash memory supports leading-edge serial Flash features.

- Small page size (264 or 528 bytes) simplifies nonvolatile data storage
- Randomly accessible, byte addressable
- Up to 66 MHz serial data transfers
- SRAM page buffers
  - Read Flash data while programming another Flash page
  - ♦ EEPROM-like byte write functionality
  - Two buffers in most devices, one in XC3S50AN
- Page, Block, and Sector Erase



- Sector-based data protection and security features
  - Sector Protect: Write- and erase-protect a sector (changeable)
  - Sector Lockdown: Sector data is unchangeable (permanent)
- 128-byte Security Register
  - Separate from FPGA's unique Device DNA identifier
  - 64-byte factory-programmed identifier unique to the in-system Flash memory
  - 64-byte one-time programmable, user-programmable field
- 100,000 Program/Erase cycles
- 20-year data retention
- Comprehensive programming support
  - In-system prototype programming via JTAG using Xilinx <u>Platform Cable USB</u> and iMPACT ISE 9.1.02i or later software
  - Product programming support using BPM Microsystems programmers with appropriate programming adapter
  - Design examples demonstrating in-system programming from a Spartan-3AN FPGA application

## I/O Capabilities

The Spartan-3AN FPGA SelectIO interface supports many popular single-ended and differential standards. Table 3 shows the number of user I/Os as well as the number of differential I/O pairs available for each device/package combination. Some of the user I/Os are unidirectional, input-only pins as indicated in Table 3.

Spartan-3AN FPGAs support the following single-ended standards:

- 3.3V low-voltage TTL (LVTTL)
- Low-voltage CMOS (LVCMOS) at 3.3V, 2.5V, 1.8V, 1.5V, or 1.2V
- 3.3V PCI at 33 MHz or 66 MHz
- HSTL I, II, and III at 1.5V and 1.8V, commonly used in memory applications
- SSTL I and II at 1.8V, 2.5V, and 3.3V, commonly used for memory applications

Spartan-3AN FPGAs support the following differential standards:

- LVDS, mini-LVDS, RSDS, and PPDS I/O at 2.5V or 3.3V
- Bus LVDS I/O at 2.5V
- TMDS I/O at 3.3V
- Differential HSTL and SSTL I/O
- LVPECL inputs at 2.5V or 3.3V

Table 3: Available User I/Os and Differential (Diff) I/O Pairs

Device	TQC	§144	FTG256		FGG400		FGG	3484	FGG676	
Device	User	Diff	User	Diff	User	Diff	User	Diff	User	Diff
XC3S50AN	<b>108</b> (7)	<b>50</b> (24)	-	-	-	-	-	-	-	-
XC3S200AN	-	-	<b>195</b> (35)	<b>90</b> (50)	-	-	-	-	-	-
XC3S400AN	-	-	-	-	<b>311</b> (63)	<b>142</b> (78)	-	-	-	-
XC3S700AN	-	-	-	-	-	-	<b>372</b> (84)	<b>165</b> (93)	-	-
XC3S1400AN	-	-	-	-	-	-	-	-	<b>502</b> (94)	<b>227</b> (131)

- 1. The number shown in **bold** indicates the maximum number of I/O and input-only pins. The number shown in (*italics*) indicates the number of input-only pins. The Diff input-only pin count includes dedicated inputs and differential pins on banks restricted to inputs. The differential (Diff) input-only pin count includes both differential pairs on input-only pins and differential pairs on I/O pins within I/O banks that are restricted to differential inputs.
- 2. Each Spartan-3AN FPGA has a pin-compatible Spartan-3A FPGA equivalent, although Spartan-3A FPGAs do not have internal SPI Flash.



## **Package Marking**

Figure 3 provides a top marking example for Spartan-3AN FPGAs in the quad-flat packages. Figure 4 shows the top marking for Spartan-3AN FPGAs in BGA packages. The markings for the BGA packages are nearly identical to those for the quad-flat packages, except that the marking is rotated with respect to the ball A1 indicator.

The "5C" and "4I" Speed Grade/Temperature Range part combinations may be dual marked as "5C/4I". Devices with the dual mark can be used as either -5C or -4I devices. Devices with a single mark are only guaranteed for the marked speed grade and temperature range.




Figure 3: Spartan-3AN QFP Package Marking Example





Figure 4: Spartan-3AN BGA Package Marking Example



## **Ordering Information**

Spartan-3AN FPGAs are available in Pb-free packaging options. The Pb-free packages include a 'G' character in the ordering code. Leaded (non-Pb-free) packages may be available for selected devices, with the same pin-out and without the "G" in the ordering code; contact Xilinx sales for more information.

## **Pb-Free Packaging**



Device		Speed Grade		Package Type / Number of Pins	Temperature Range (T	
XC3S50AN	-4	Standard Performance	TQG144	144-pin Thin Quad Flat Pack (TQFP)	С	Commercial (0°C to 85°C)
XC3S200AN	-5	High Performance	FTG256	256-ball Fine-Pitch Thin Ball Grid Array (FTBGA)	I	Industrial (-40°C to 100°C)
XC3S400AN			FGG400	400-ball Fine-Pitch Ball Grid Array (FBGA)		
XC3S700AN			FGG484	484-ball Fine-Pitch Ball Grid Array (FBGA)		
XC3S1400AN			FGG676	676-ball Fine-Pitch Ball Grid Array (FBGA)		

#### Notes:

- 1. The –5 speed grade is exclusively available in the Commercial temperature range.
- 2. See Table 3 for available package combinations.

# **Revision History**

The following table shows the revision history for this document.

Date	Version	Revision
02/26/07	1.0	Initial release.
08/16/07	2.0	Updated for Production release of initial device. Noted that family is available in Pb-free packages only.
09/12/07	2.0.1	Noted that only dual-mark devices are guaranteed for both -4I and -5C.
12/12/07	3.0	Updated to Production status with Production release of final family member, XC3S50AN. Noted that non-Pb-free packages may be available for selected devices.
06/02/08	3.1	Minor updates.



# **Spartan-3AN FPGA Family:** Functional Description

DS557-2 (v3.1) June 2, 2008

**Product Specification** 

## Spartan-3AN FPGA Design Documentation

The functionality of the Spartan®-3AN FPGA family is described in the following documents. The topics covered in each guide are listed below:

- UG331: Spartan-3 Generation FPGA User Guide <a href="http://www.xilinx.com/support/documentation/user\_guides/ug331.pdf">http://www.xilinx.com/support/documentation/user\_guides/ug331.pdf</a>
  - Clocking Resources
  - Digital Clock Managers (DCMs)
  - ♦ Block RAM
  - ♦ Configurable Logic Blocks (CLBs)
    - Distributed RAM
    - SRL16 Shift Registers
    - Carry and Arithmetic Logic
  - I/O Resources
  - Embedded Multiplier Blocks
  - Programmable Interconnect
  - ♦ ISE<sup>®</sup> Design Tools
  - IP Cores
  - Embedded Processing and Control Solutions
  - Pin Types and Package Overview
  - Package Drawings
  - Powering FPGAs
  - Power Management
- UG332: Spartan-3 Generation Configuration User Guide

http://www.xilinx.com/support/documentation/ user\_guides/ug332.pdf

- Configuration Overview
  - Configuration Pins and Behavior
  - Bitstream Sizes
- Detailed Descriptions by Mode
  - Master Serial Mode using Xilinx Platform Flash
  - Master SPI Mode using SPI Serial Flash PROM
  - Internal Master SPI Mode
  - Master BPI Mode using Parallel NOR Flash
  - Slave Parallel (SelectMAP) using a Processor
  - Slave Serial using a Processor
  - JTAG Mode

- ♦ ISE iMPACT Programming Examples
- MultiBoot Reconfiguration
- Design Authentication using Device DNA
- UG333: Spartan-3AN FPGA In-System Flash User Guide

http://www.xilinx.com/support/documentation/user\_guides/ug333.pdf

- For FPGA applications that write to or read from the In-System Flash memory after configuration
- ♦ SPI\_ACCESS interface
- In-System Flash memory architecture
- Read, program, and erase commands
- Status registers
- Sector Protection and Sector Lockdown features
- Security Register with Unique Identifier

**Note:** The In-System Flash commands described in UG333 are supported by simulation in ISE 10.1 software.

#### **Xilinx Alerts**

Create a Xilinx MySupport user account and sign up to receive automatic E-mail notification whenever this data sheet or the associated user guides are updated.

Sign Up for Alerts on Xilinx MySupport http://www.xilinx.com/support/answers/19380.htm

## **Spartan-3AN FPGA Starter Kit**

For specific hardware examples, please see the Spartan-3AN FPGA Starter Kit board web page, which has links to various design examples and the user guide.

- Spartan-3AN FPGA Starter Kit Board Page <a href="http://www.xilinx.com/s3anstarter">http://www.xilinx.com/s3anstarter</a>
- UG334: Spartan-3AN FPGA Starter Kit User Guide <a href="http://www.xilinx.com/support/documentation/">http://www.xilinx.com/support/documentation/</a> boards and kits/ug334.pdf

© 2007-2008 Xilinx, Inc. All rights reserved. XILINX, the Xilinx logo, and other designated brands included herein are trademarks of Xilinx, Inc. All other trademarks are the property of their respective owners.



## **Related Product Families**

The Spartan-3AN FPGA family is generally compatible with the Spartan-3A FPGA family.

 DS529: Spartan-3A FPGA Family Data Sheet <a href="http://www.xillinx.com/support/documentation/data\_sheets/ds529.pdf">http://www.xillinx.com/support/documentation/data\_sheets/ds529.pdf</a> Create a Xilinx® MySupport user account and sign up to receive automatic E-mail notification whenever this data sheet or the associated user guides are updated.

• Sign Up for Alerts on Xilinx MySupport

## **Revision History**

The following table shows the revision history for this document.

Date	Version	Revision
02/26/07	1.0	Initial release.
08/16/07	2.0	Updated for Production release of initial device.
09/12/07	2.0.1	Minor updates to text.
09/24/07	2.1	Added note that In-System Flash commands are not currently supported by simulation.
12/12/07	3.0	Updated to Production status with Production release of final family member, XC3S50AN. Noted that SPI_ACCESS simulation will be supported in ISE 10.1 software. Updated links.
06/02/08	3.1	Minor updates.



# Spartan-3AN FPGA Family: DC and Switching Characteristics

DS557-3 (v3.1) June 2, 2008

**Product Specification** 

## **DC Electrical Characteristics**

In this section, specifications can be designated as Advance, Preliminary, or Production. These terms are defined as follows:

**Advance:** Initial estimates are based on simulation, early characterization, and/or extrapolation from the characteristics of other families. Values are subject to change. Use as estimates, not for production.

**Preliminary:** Based on characterization. Further changes are not expected.

**Production:** These specifications are approved once the silicon has been characterized over numerous production lots. Parameter values are considered stable with no future changes expected.

All parameter limits are representative of worst-case supply voltage and junction temperature conditions. Unless otherwise noted, the published parameter values apply to all Spartan®-3AN devices. AC and DC characteristics are specified using the same numbers for both commercial and industrial grades.

## **Absolute Maximum Ratings**

Stresses beyond those listed under Table 4: Absolute Maximum Ratings might cause permanent damage to the device. These are stress ratings only; functional operation of the device at these or any other conditions beyond those listed under the Recommended Operating Conditions is not implied. Exposure to absolute maximum conditions for extended periods of time adversely affects device reliability.

Table 4: Absolute Maximum Ratings

Symbol	Description	Conditions	Min	Max	Units
$V_{CCINT}$	Internal supply voltage		-0.5	1.32	V
V <sub>CCAUX</sub>	Auxiliary supply voltage		-0.5	3.75	V
V <sub>CCO</sub>	Output driver supply voltage		-0.5	3.75	V
$V_{REF}$	Input reference voltage		-0.5	V <sub>CCO</sub> +0.5	V
V <sub>IN</sub>	Voltage applied to all User I/O pins and Dual-Purpose pins	Driver in a high-impedance state	-0.95	4.6	V
	Voltage applied to all Dedicated pins		-0.5	4.6	V
	Electrostatic Discharge Voltage	Human body model	_	±2000	V
$V_{ESD}$		Charged device model	_	±500	V
		Machine model	_	±200	V
T <sub>J</sub>	Junction temperature		_	125	°C
T <sub>STG</sub>	Storage temperature		-65	150	°C

#### Notes:

 For soldering guidelines, see <u>UG112</u>: Device Packaging and Thermal Characteristics and <u>XAPP427</u>: Implementation and Solder Reflow Guidelines for Pb-Free Packages.

© 2007-2008 Xilinx, Inc. All rights reserved. XILINX, the Xilinx logo, and other designated brands included herein are trademarks of Xilinx, Inc. PCI is a trademark of PCI-SIG. All other trademarks are the property of their respective owners.



## **Power Supply Specifications**

Table 5: Supply Voltage Thresholds for Power-On Reset

Symbol	Description	Min	Max	Units
V <sub>CCINTT</sub>	Threshold for the V <sub>CCINT</sub> supply	0.4	1.0	V
V <sub>CCAUXT</sub>	Threshold for the V <sub>CCAUX</sub> supply	1.0	2.0	V
V <sub>CCO2T</sub>	Threshold for the V <sub>CCO</sub> Bank 2 supply	1.0	2.0	V

#### Notes:

- 1. When configuring from the In-System Flash, V<sub>CCAUX</sub> must be in the recommended operating range; on power-up make sure V<sub>CCAUX</sub> reaches at least 3.0V before INIT\_B goes High to indicate the start of configuration. V<sub>CCINT</sub>, V<sub>CCAUX</sub>, and V<sub>CCO</sub> supplies to the FPGA can be applied in any order if this requirement is met. However, an external configuration source might have specific requirements. Check the data sheet for the attached configuration source. Apply V<sub>CCINT</sub> last for lowest overall power consumption (see the chapter called "Powering Spartan-3 Generation FPGAs" in UG331 for more information).
- 2. To ensure successful power-on, V<sub>CCINT</sub>, V<sub>CCO</sub> Bank 2, and V<sub>CCAUX</sub> supplies must rise through their respective threshold-voltage ranges with no dips at any point.

Table 6: Supply Voltage Ramp Rate

Symbol	Description	Min	Max	Units
V <sub>CCINTR</sub>	Ramp rate from GND to valid V <sub>CCINT</sub> supply level	0.2	100	ms
V <sub>CCAUXR</sub>	Ramp rate from GND to valid V <sub>CCAUX</sub> supply level	0.2	100	ms
V <sub>CCO2R</sub>	Ramp rate from GND to valid V <sub>CCO</sub> Bank 2 supply level	0.2	100	ms

- 1. When configuring from the In-System Flash, V<sub>CCAUX</sub> must be in the recommended operating range; on power-up make sure V<sub>CCAUX</sub> reaches at least 3.0V before INIT\_B goes High to indicate the start of configuration. V<sub>CCINT</sub>, V<sub>CCAUX</sub>, and V<sub>CCO</sub> supplies to the FPGA can be applied in any order if this requirement is met. However, an external configuration source might have specific requirements. Check the data sheet for the attached configuration source. Apply V<sub>CCINT</sub> last for lowest overall power consumption (see the chapter called "Powering Spartan-3 Generation FPGAs" in UG331 for more information).
- To ensure successful power-on, V<sub>CCINT</sub>, V<sub>CCO</sub> Bank 2, and V<sub>CCAUX</sub> supplies must rise through their respective threshold-voltage ranges with no dips at any point.

Table 7: Supply Voltage Levels Necessary for Preserving CMOS Configuration Latch (CCL) Contents and RAM Data

Symbol	Description	Min	Units
V <sub>DRINT</sub>	V <sub>CCINT</sub> level required to retain CMOS Configuration Latch (CCL) and RAM data	1.0	V
V <sub>DRAUX</sub>	V <sub>CCAUX</sub> level required to retain CMOS Configuration Latch (CCL) and RAM data	2.0	V



## **General Recommended Operating Conditions**

Table 8: General Recommended Operating Conditions

Symbol	Descri	iption	Min	Nominal	Max	Units
TJ	Junction temperature	Commercial	0	-	85	°C
		Industrial	-40	-	100	°C
V <sub>CCINT</sub>	Internal supply voltage		1.14	1.20	1.26	V
V <sub>CCO</sub> <sup>(1)</sup>	Output driver supply voltage	Output driver supply voltage			3.60	V
V <sub>CCAUX</sub>	Auxiliary supply voltage	V <sub>CCAUX</sub> = 3.3V	3.00	3.30	3.60	V
V <sub>IN</sub> <sup>(2)</sup>	Input voltage	PCI IOSTANDARD	-0.5	-	V <sub>CCO</sub> +0.5	V
		All other IOSTANDARDs	-0.5	_	4.10	V
T <sub>IN</sub>	Input signal transition time(3)	-	-	-	500	ns

- This V<sub>CCO</sub> range spans the lowest and highest operating voltages for all supported I/O standards. Table 11 lists the recommended V<sub>CCO</sub> range specific to each of the single-ended I/O standards, and Table 13 lists that specific to the differential standards.
- 2. See XAPP459, "Eliminating I/O Coupling Effects when Interfacing Large-Swing Single-Ended Signals to User I/O Pins."
- 3. Measured between 10% and 90% V<sub>CCO</sub>. Follow <u>Signal Integrity</u> recommendations.



## General DC Characteristics for I/O Pins

Table 9: General DC Characteristics of User I/O, Dual-Purpose, and Dedicated Pins

Symbol	Description	Test Co	onditions	Min	Тур	Max	Units	
ΙL	Leakage current at User I/O, Input-only, Dual-Purpose, and Dedicated pins, FPGA powered	Driver is in a high-impeda V <sub>IN</sub> = 0V or V <sub>CCO</sub> max, sa	nce state, ample-tested	-10	_	+10	μА	
I <sub>HS</sub>	Leakage current on pins during hot socketing, FPGA unpowered	All pins except INIT_B, PI pins when PUDC_B = 1.	ROG_B, DONE, and JTAG	-10	-	+10	μΑ	
		INIT_B, PROG_B, DONE pins when PUDC_B = 0.	, and JTAG pins or other	Add	d I <sub>HS</sub> + I	RPU	μΑ	
I <sub>RPU</sub> <sup>(2)</sup>	Current through pull-up resistor at User I/O, Dual-Purpose,	V <sub>IN</sub> = GND	V <sub>CCO</sub> or V <sub>CCAUX</sub> = 3.0V to 3.6V	-151	-315	-710	μА	
	Input-only, and Dedicated pins. Dedicated pins are powered by		V <sub>CCO</sub> = 2.3V to 2.7V	-82	-182	-437	μΑ	
	V <sub>CCAUX</sub> .		V <sub>CCO</sub> = 1.7V to 1.9V	-36	-88	-226	μΑ	
			V <sub>CCO</sub> = 1.4V to 1.6V	-22	-56	-148	μΑ	
			V <sub>CCO</sub> = 1.14V to 1.26V	-11	-31	-83	μΑ	
R <sub>PU</sub> <sup>(2)</sup>	Equivalent pull-up resistor value	V <sub>IN</sub> = GND	V <sub>CCO</sub> = 3.0V to 3.6V	5.1	11.4	23.9	kΩ	
	at User I/O, Dual-Purpose, Input-only, and Dedicated pins (based on I <sub>RPU</sub> per Note 2)	nput-only, and Dedicated pins		V <sub>CCO</sub> = 2.3V to 2.7V	6.2	14.8	33.1	kΩ
			V <sub>CCO</sub> = 1.7V to 1.9V	8.4	21.6	52.6	kΩ	
			V <sub>CCO</sub> = 1.4V to 1.6V	10.8	28.4	74.0	kΩ	
			V <sub>CCO</sub> = 1.14V to 1.26V	15.3	41.1	119.4	kΩ	
I <sub>RPD</sub> <sup>(2)</sup>	Current through pull-down resistor at User I/O, Dual-Purpose, Input-only, and Dedicated pins	$V_{IN} = V_{CCO}$	V <sub>CCAUX</sub> = 3.0V to 3.6V	167	346	659	μА	
R <sub>PD</sub> <sup>(2)</sup>	Equivalent pull-down resistor	V <sub>CCAUX</sub> = 3.0V to 3.6V	V <sub>IN</sub> = 3.0V to 3.6V	5.5	10.4	20.8	kΩ	
	value at User I/O, Dual-Purpose, Input-only, and Dedicated pins		V <sub>IN</sub> = 2.3V to 2.7V	4.1	7.8	15.7	kΩ	
	(based on I <sub>RPD</sub> per Note 2)		V <sub>IN</sub> = 1.7V to 1.9V	3.0	5.7	11.1	kΩ	
			V <sub>IN</sub> = 1.4V to 1.6V	2.7	5.1	9.6	kΩ	
			V <sub>IN</sub> = 1.14V to 1.26V	2.4	4.5	8.1	kΩ	
I <sub>REF</sub>	V <sub>REF</sub> current per pin	All V <sub>CCO</sub> levels		-10	_	+10	μΑ	
C <sub>IN</sub>	Input capacitance	-		_	_	10	pF	
R <sub>DT</sub>	Resistance of optional differential termination circuit within a differential I/O pair. Not available on Input-only pairs.	$V_{CCO} = 3.3V \pm 10\%$	LVDS_33, MINI_LVDS_33, RSDS_33	90	100	115	Ω	
		$V_{CCO} = 2.5V \pm 10\%$	LVDS_25, MINI_LVDS_25, RSDS_25	90	110	_	Ω	

- The numbers in this table are based on the conditions set forth in Table  $8. \,$ 1.
- This parameter is based on characterization. The pull-up resistance  $R_{PU} = V_{CCO} / I_{RPU}$ . The pull-down resistance  $R_{PD} = V_{IN} / I_{RPD}$ .  $V_{CCAUX}$  must be 3.3V on Spartan-3AN FPGAs.  $V_{CCAUX}$  for Spartan-3A FPGAs can be either 3.3V or 2.5V.



## **Quiescent Current Requirements**

Table 10: Spartan-3AN FPGA Quiescent Supply Current Characteristics

Symbol	Description	Device	Typical <sup>(2)</sup>	Commercial Maximum <sup>(2)</sup>	Industrial Maximum <sup>(2)</sup>	Units
I <sub>CCINTQ</sub>	Quiescent V <sub>CCINT</sub> supply current	XC3S50AN	2	20	30	mA
		XC3S200AN	7	50	70	mA
		XC3S400AN	10	85	125	mA
		XC3S700AN	13	120	185	mA
		XC3S1400AN	24	220	310	mA
Iccoq	Quiescent V <sub>CCO</sub> supply current	XC3S50AN	0.2	2	3	mA
		XC3S200AN	0.2	2	3	mA
		XC3S400AN	0.3	3	4	mA
		XC3S700AN	0.3	3	4	mA
		XC3S1400AN	0.3	3	4	mA
I <sub>CCAUXQ</sub>	Quiescent V <sub>CCAUX</sub> supply current	XC3S50AN	3.1	8.1	10.1	mA
		XC3S200AN	5.1	12.1	15.1	mA
		XC3S400AN	5.1	18.1	24.1	mA
		XC3S700AN	6.1	28.1	34.1	mA
		XC3S1400AN	10.1	50.1	58.1	mA

- 1. The numbers in this table are based on the conditions set forth in Table 8.
- 2. Quiescent supply current is measured with all I/O drivers in a high-impedance state and with all pull-up/pull-down resistors at the I/O pads disabled. The internal SPI Flash is deselected (CSB = High); the internal SPI Flash current is consumed on the V<sub>CCAUX</sub> supply rail. Typical values are characterized using typical devices at ambient room temperature (T<sub>A</sub> of 25°C at V<sub>CCINT</sub> = 1.2V, V<sub>CCO</sub> = 3.3V, and V<sub>CCAUX</sub> = 3.3V). The maximum limits are tested for each device at the respective maximum specified junction temperature and at maximum voltage limits with V<sub>CCINT</sub> = 1.26V, V<sub>CCO</sub> = 3.6V, and V<sub>CCAUX</sub> = 3.6V. The FPGA is programmed with a "blank" configuration data file (that is, a design with no functional elements instantiated). For conditions other than those described above (for example, a design including functional elements), measured quiescent current levels will be different than the values in the table.
- 3. There are two recommended ways to estimate the total power consumption (quiescent plus dynamic) for a specific design: a) The <a href="Spartan-3AN FPGA XPower Estimator">Spartan-3AN FPGA XPower Estimator</a> provides quick, approximate, typical estimates, and does not require a netlist of the design, and b) XPower Analyzer uses a netlist as input to provide maximum estimates as well as more accurate typical estimates. For more information on power for the In-System Flash memory, see the Power Management chapter of UG333.
- 4. The maximum numbers in this table indicate the minimum current each power rail requires in order for the FPGA to power-on successfully.
- 5. For information on the power-saving Suspend mode, see XAPP480: Using Suspend Mode in Spartan-3 Generation FPGAs. Suspend mode typically saves 40% total power consumption compared to quiescent current.



## Single-Ended I/O Standards

Table 11: Recommended Operating Conditions for User I/Os Using Single-Ended Standards

IOSTANDARD	V <sub>C</sub>	CO for Driver	·s <sup>(2)</sup>		V <sub>REF</sub>		V <sub>IL</sub>	V <sub>IH</sub>
Attribute	Min (V)	Nom (V)	Max (V)	Min (V)	Nom (V)	Max (V)	Max (V)	Min (V)
LVTTL	3.0	3.3	3.6				0.8	2.0
LVCMOS33 <sup>(4)</sup>	3.0	3.3	3.6				0.8	2.0
LVCMOS25(4,5)	2.3	2.5	2.7				0.7	1.7
LVCMOS18 <sup>(4)</sup>	1.65	1.8	1.95	$V_{R}$	FF is not used	l for	0.4	0.8
LVCMOS15 <sup>(4)</sup>	1.4	1.5	1.6	thè	<sub>EF</sub> is not used se I/O standa	ards	0.4	0.8
LVCMOS12 <sup>(4)</sup>	1.1	1.2	1.3				0.4	0.7
PCl33_3	3.0	3.3	3.6				0.3 • V <sub>CCO</sub>	0.5 • V <sub>CCO</sub>
PCI66_3	3.0	3.3	3.6				0.3 • V <sub>CCO</sub>	0.5 • V <sub>CCO</sub>
HSTL_I	1.4	1.5	1.6	0.68	0.75	0.9	V <sub>REF</sub> - 0.1	V <sub>REF</sub> + 0.1
HSTL_III	1.4	1.5	1.6	_	0.9	-	V <sub>REF</sub> - 0.1	V <sub>REF</sub> + 0.1
HSTL_I_18	1.7	1.8	1.9	0.8	0.9	1.1	V <sub>REF</sub> - 0.1	V <sub>REF</sub> + 0.1
HSTL_II_18	1.7	1.8	1.9	-	0.9	-	V <sub>REF</sub> - 0.1	V <sub>REF</sub> + 0.1
HSTL_III_18	1.7	1.8	1.9	_	1.1	_	V <sub>REF</sub> - 0.1	V <sub>REF</sub> + 0.1
SSTL18_I	1.7	1.8	1.9	0.833	0.900	0.969	V <sub>REF</sub> - 0.125	V <sub>REF</sub> + 0.125
SSTL18_II	1.7	1.8	1.9	0.833	0.900	0.969	V <sub>REF</sub> - 0.125	V <sub>REF</sub> + 0.125
SSTL2_I	2.3	2.5	2.7	1.15	1.25	1.38	V <sub>REF</sub> - 0.150	V <sub>REF</sub> + 0.150
SSTL2_II	2.3	2.5	2.7	1.15	1.25	1.38	V <sub>REF</sub> - 0.150	V <sub>REF</sub> + 0.150
SSTL3_I	3.0	3.3	3.6	1.3	1.5	1.7	V <sub>REF</sub> - 0.2	V <sub>REF</sub> + 0.2
SSTL3_II	3.0	3.3	3.6	1.3	1.5	1.7	V <sub>REF</sub> - 0.2	V <sub>REF</sub> + 0.2

- Descriptions of the symbols used in this table are as follows:

  - $V_{CCO}$  the supply voltage for output drivers  $V_{REF}$  the reference voltage for setting the input switching threshold

  - $V_{\rm IL}$  the input voltage that indicates a Low logic level  $V_{\rm IH}$  the input voltage that indicates a High logic level
- In general, the V<sub>CCO</sub> rails supply only output drivers, not input circuits. The exceptions are for LVCMOS25 inputs and for PCI™ I/O standards.
- For device operation, the maximum signal voltage ( $V_{IH}$  max) can be as high as  $V_{IN}$  max. See Table 4.
- There is approximately 100 mV of hysteresis on inputs using LVCMOS33 and LVCMOS25 I/O standards.
- All Dedicated pins (PROG\_B, DONE, SUSPEND, TCK, TDI, TDO, and TMS) draw power from the V<sub>CCAUX</sub> rail and use the LVCMOS33 standard. The Dual-Purpose configuration pins use the LVCMOS25 standard before the User mode. When using these pins as found to a standard 2.5V configuration interface, apply 2.5V to the V<sub>CCO</sub> lines of Banks 0, 1, and 2 at power-on as well as throughout configuration.



Table 12: DC Characteristics of User I/Os Using Single-Ended Standards

		Te Cond	est itions	Logic Charac	Level teristics
IOSTANDAI Attribute	RD	I <sub>OL</sub> (mA)	I <sub>OH</sub> (mA)	V <sub>OL</sub> Max (V)	V <sub>OH</sub> Min (V)
LVTTL <sup>(3)</sup>	2	2	-2	0.4	2.4
	4	4	-4		
	6	6	-6		
	8	8	-8		
	12	12	-12		
	16	16	-16		
	24	24	-24		
LVCMOS33 <sup>(3)</sup>	2	2	-2	0.4	V <sub>CCO</sub> - 0.4
	4	4	-4		
	6	6	-6		
	8	8	-8		
	12	12	-12		
	16	16	-16		
	24 <sup>(4)</sup>	24	-24		
LVCMOS25 <sup>(3)</sup>	2	2	-2	0.4	V <sub>CCO</sub> - 0.4
	4	4	-4		
	6	6	-6		
	8	8	-8		
	12	12	-12		
	16 <sup>(4)</sup>	16	-16		
	24 <sup>(4)</sup>	24	-24		
LVCMOS18 <sup>(3)</sup>	2	2	-2	0.4	V <sub>CCO</sub> - 0.4
	4	4	-4		
	6	6	-6		
	8	8	-8		
	12 <sup>(4)</sup>	12	-12		
	16 <sup>(4)</sup>	16	-16		
LVCMOS15 <sup>(3)</sup>	2	2	-2	0.4	V <sub>CCO</sub> - 0.4
	4	4	-4		
	6	6	-6		
	8(4)	8	-8		
	12 <sup>(4)</sup>	12	-12		
LVCMOS12 <sup>(3)</sup>	2	2	-2	0.4	V <sub>CCO</sub> - 0.4
	4(4)	4	-4		
	6(4)	6	-6		
		-	-		

Table 12: DC Characteristics of User I/Os Using Single-Ended Standards (Continued)

		est itions		Level teristics
IOSTANDARD Attribute	I <sub>OL</sub> (mA)	I <sub>OH</sub> (mA)	V <sub>OL</sub> Max (V)	V <sub>OH</sub> Min (V)
PCI33_3 <sup>(5)</sup>	1.5	-0.5	10% V <sub>CCO</sub>	90% V <sub>CCO</sub>
PCI66_3 <sup>(5)</sup>	1.5	-0.5	10% V <sub>CCO</sub>	90% V <sub>CCO</sub>
HSTL_I <sup>(4)</sup>	8	-8	0.4	V <sub>CCO</sub> - 0.4
HSTL_III <sup>(4)</sup>	24	-8	0.4	V <sub>CCO</sub> - 0.4
HSTL_I_18	8	-8	0.4	V <sub>CCO</sub> - 0.4
HSTL_II_18 <sup>(4)</sup>	16	-16	0.4	V <sub>CCO</sub> - 0.4
HSTL_III_18	24	-8	0.4	V <sub>CCO</sub> - 0.4
SSTL18_I	6.7	-6.7	V <sub>TT</sub> – 0.475	V <sub>TT</sub> + 0.475
SSTL18_II <sup>(4)</sup>	13.4	-13.4	V <sub>TT</sub> – 0.475	V <sub>TT</sub> + 0.475
SSTL2_I	8.1	-8.1	V <sub>TT</sub> – 0.61	V <sub>TT</sub> + 0.61
SSTL2_II <sup>(4)</sup>	16.2	-16.2	V <sub>TT</sub> – 0.80	V <sub>TT</sub> + 0.80
SSTL3_I	8	-8	V <sub>TT</sub> – 0.6	V <sub>TT</sub> + 0.6
SSTL3_II	16	-16	V <sub>TT</sub> – 0.8	V <sub>TT</sub> + 0.8

- 1. The numbers in this table are based on the conditions set forth in Table 8 and Table 11.
- 2. Descriptions of the symbols used in this table are as follows:
  - $\rm I_{OL}$  the output current condition under which  $\rm V_{OL}$  is tested
  - $I_{\mathrm{OH}}$  the output current condition under which  $V_{\mathrm{OH}}$  is tested
  - ${
    m V_{OL}}$  the output voltage that indicates a Low logic level  ${
    m V_{OH}}$  the output voltage that indicates a High logic level
  - V<sub>IL</sub>—the input voltage that indicates a Low logic level
  - V<sub>IH</sub> the input voltage that indicates a High logic level
  - $V_{\mbox{\footnotesize CCO}}$  the supply voltage for output drivers
  - $V_{REF}$  the reference voltage for setting the input switching threshold  $V_{TT}$  the voltage applied to a resistor termination
- 3. For the LVCMOS and LVTTL standards: the same  $\rm V_{OL}$  and  $\rm V_{OH}$  limits apply for both the Fast and Slow slew attributes.
- These higher-drive output standards are supported only on FPGA banks 1 and 3. Inputs are unrestricted. See the "Using I/O Resources" chapter in UG331.
- 5. Tested according to the relevant PCI specifications.



#### Differential I/O Standards

## **Differential Input Pairs**




Figure 5: Differential Input Voltages


Table 13: Recommended Operating Conditions for User I/Os Using Differential Signal Standards

	Vcc	O for Drive	rs <sup>(1)</sup>		$V_{ID}$			V <sub>ICM</sub> <sup>(2)</sup>		
IOSTANDARD Attribute	Min (V)	Nom (V)	Max (V)	Min (mV)	Nom (mV)	Max (mV)	Min (V)	Nom (V)	Max (V)	
LVDS_25 <sup>(3)</sup>	2.25	2.5	2.75	100	350	600	0.3	1.25	2.35	
LVDS_33 <sup>(3)</sup>	3.0	3.3	3.6	100	350	600	0.3	1.25	2.35	
BLVDS_25 <sup>(4)</sup>	2.25	2.5	2.75	100	300	-	0.3	1.3	2.35	
MINI_LVDS_25 <sup>(3)</sup>	2.25	2.5	2.75	200	-	600	0.3	1.2	1.95	
MINI_LVDS_33 <sup>(3)</sup>	3.0	3.3	3.6	200	-	600	0.3	1.2	1.95	
LVPECL_25 <sup>(5)</sup>		Inputs Only	I.	100	800	1000	0.3	1.2	1.95	
LVPECL_33 <sup>(5)</sup>		Inputs Only		100	800	1000	0.3	1.2	2.8 <sup>(6)</sup>	
RSDS_25 <sup>(3)</sup>	2.25	2.5	2.75	100	200	_	0.3	1.2	1.5	
RSDS_33 <sup>(3)</sup>	3.0	3.3	3.6	100	200	_	0.3	1.2	1.5	
TMDS_33 <sup>(3, 4, 7)</sup>	3.14	3.3	3.47	150	-	1200	2.7	-	3.23	
PPDS_25 <sup>(3)</sup>	2.25	2.5	2.75	100	-	400	0.2	-	2.3	
PPDS_33 <sup>(3)</sup>	3.0	3.3	3.6	100	-	400	0.2	-	2.3	
DIFF_HSTL_I_18	1.7	1.8	1.9	100	-	_	8.0	-	1.1	
DIFF_HSTL_II_18 <sup>(8)</sup>	1.7	1.8	1.9	100	-	_	8.0	_	1.1	
DIFF_HSTL_III_18	1.7	1.8	1.9	100	-	_	8.0	_	1.1	
DIFF_HSTL_I	1.4	1.5	1.6	100	-	_	0.68		0.9	
DIFF_HSTL_III	1.4	1.5	1.6	100	-	_	_	0.9	-	
DIFF_SSTL18_I	1.7	1.8	1.9	100	-	_	0.7	-	1.1	
DIFF_SSTL18_II <sup>(8)</sup>	1.7	1.8	1.9	100	-	_	0.7	-	1.1	
DIFF_SSTL2_I	2.3	2.5	2.7	100	-	-	1.0	-	1.5	
DIFF_SSTL2_II <sup>(8)</sup>	2.3	2.5	2.7	100	-	_	1.0	-	1.5	
DIFF_SSTL3_I	3.0	3.3	3.6	100	-	-	1.1	-	1.9	
DIFF_SSTL3_II	3.0	3.3	3.6	100	-	_	1.1	-	1.9	

- The  $V_{\mbox{\footnotesize{CCO}}}$  rails supply only differential output drivers, not input circuits.
- V<sub>ICM</sub> must be less than V<sub>CCAUX</sub>.
- 3. These true differential output standards are supported only on FPGA banks 0 and 2. Inputs are unrestricted. See the "Using I/O Resources" chapter in UG331.
- See "External Termination Requirements for Differential I/O," page 20. LVPECL is supported on inputs only, not outputs. Requires  $V_{CCAUX} = 3.3V \pm 10\%$ .
- LVPECL\_33 maximum  $V_{ICM} = V_{CCAUX} (V_{ID} / 2)$
- Requires  $V_{CCAUX} = 3.3V \pm 10\%$  for inputs.  $(V_{CCAUX} 300 \text{ mV}) \le V_{ICM} \le (V_{ICM} 37 \text{ mV})$
- These higher-drive output standards are supported only on FPGA banks 1 and 3. Inputs are unrestricted. See the "Using I/O Resources" chapter in UG331.
- V<sub>REF</sub> inputs are used for the DIFF\_SSTL and DIFF\_HSTL standards. The V<sub>REF</sub> settings are the same as for the single-ended versions in Table 11. Other differential standards do not use V<sub>REF</sub>



#### **Differential Output Pairs**



rigaro o. Emoroniai carpar rollagos

Table 14: DC Characteristics of User I/Os Using Differential Signal Standards


	V <sub>OD</sub>			V <sub>OCM</sub>			V <sub>OL</sub>	
IOSTANDARD Attribute	Min (mV)	Typ (mV)	Max (mV)	Min (V)	Typ (V)	Max (V)	Min (V)	Max (V)
LVDS_25	247	350	454	1.125	-	1.375	_	_
LVDS_33	247	350	454	1.125	_	1.375	_	_
BLVDS_25	240	350	460	-	1.30	-	_	_
MINI_LVDS_25	300	-	600	1.0	_	1.4	_	_
MINI_LVDS_33	300	-	600	1.0	_	1.4	_	_
RSDS_25	100	-	400	1.0	_	1.4	_	_
RSDS_33	100	-	400	1.0	_	1.4	_	_
TMDS_33	400	-	800	V <sub>CCO</sub> - 0.405	_	V <sub>CCO</sub> – 0.190	_	_
PPDS_25	100	-	400	0.5	0.8	1.4	_	_
PPDS_33	100	-	400	0.5	0.8	1.4	_	_
DIFF_HSTL_I_18	_	-	_	-	_	_	V <sub>CCO</sub> - 0.4	0.4
DIFF_HSTL_II_18	_	-	_	-	_	-	V <sub>CCO</sub> - 0.4	0.4
DIFF_HSTL_III_18	_	-	_	-	_	-	V <sub>CCO</sub> - 0.4	0.4
DIFF_HSTL_I	_	-	_	_	-	-	V <sub>CCO</sub> - 0.4	0.4
DIFF_HSTL_III	_	-	_	_	-	-	V <sub>CCO</sub> - 0.4	0.4
DIFF_SSTL18_I	_	-	_	-	_	-	V <sub>TT</sub> + 0.475	V <sub>TT</sub> – 0.475
DIFF_SSTL18_II	_	-	_	_	_	-	V <sub>TT</sub> + 0.475	V <sub>TT</sub> – 0.475
DIFF_SSTL2_I	_	-	_	_	_	-	V <sub>TT</sub> + 0.61	V <sub>TT</sub> – 0.61
DIFF_SSTL2_II	_	-	_	-	_	-	V <sub>TT</sub> + 0.81	V <sub>TT</sub> – 0.81
DIFF_SSTL3_I	_	-	_	-	_	-	V <sub>TT</sub> + 0.6	V <sub>TT</sub> – 0.6
DIFF_SSTL3_II	-	-	_	_	_	_	V <sub>TT</sub> + 0.8	V <sub>TT</sub> – 0.8

- 1. The numbers in this table are based on the conditions set forth in Table 8 and Table 13.
- 2. See "External Termination Requirements for Differential I/O," page 20.
- Output voltage measurements for all differential standards are made with a termination resistor (R<sub>T</sub>) of 100Ω across the N and P pins
  of the differential signal pair.
- 4. At any given time, no more than two of the following differential output standards can be assigned to an I/O bank: LVDS\_25, RSDS\_25, MINI\_LVDS\_25, PPDS\_25 when  $V_{CCO}$ =2.5V, or LVDS\_33, RSDS\_33, MINI\_LVDS\_33, TMDS\_33, PPDS\_33 when  $V_{CCO}$  = 3.3V




#### External Termination Requirements for Differential I/O

#### LVDS, RSDS, MINI\_LVDS, and PPDS I/O Standards



a) Input-only Differential Pairs or Pairs not Using DIFF\_TERM=Yes Constraint



DS529-3 09 080307

Figure 7: External Input Termination for LVDS, RSDS, MINI\_LVDS, and PPDS I/O Standards

#### BLVDS 25 I/O Standard




Figure 8: External Output and Input Termination Resistors for BLVDS\_25 I/O Standard

#### TMDS\_33 I/O Standard




Figure 9: External Input Resistors Required for TMDS\_33 I/O Standard



## **Device DNA Read Endurance**

## Table 15: Device DNA Identifier Memory Characteristics

Symbol	Description	Maximum	Units
DNA_CYCLES	Number of READ operations or JTAG ISC_DNA read operations. Unaffected by HOLD or SHIFT operations	30,000,000	Read cycles

## In-System Flash Memory Data Retention, Program/Write Endurance

## Table 16: In-System Flash (ISF) Memory Characteristics

Symbol	Description	Maximum	Units
ISF_RETENTION	Data retention	20	Years
ISF_ACTIVE	Time that the ISF memory is selected and active. SPI_ACCESS design primitive pins CSB = Low, CLK toggling	2	Years
ISF_PAGE_CYCLES	Number of program/erase cycles, per ISF memory page	100,000	Cycles
ISF_PAGE_REWRITE	Number of cumulative random (non-sequential) page erase/program operations within a sector before pages must be rewritten	10,000	Cycles
ISF_SPR_CYCLES	Number of program/erase cycles for Sector Protection Register	10,000	Cycles
ISF_SEC_CYCLES	Number of program cycles for Sector Lockdown Register per sector, user-programmable field in Security Register, and Power-of-2 Page Size	1	Cycle



## **Switching Characteristics**

All Spartan-3AN FPGAs ship in two speed grades: –4 and the higher performance –5. Switching characteristics in this document are designated as Preview, Advance, Preliminary, or Production, as shown in Table 17. Each category is defined as follows:

**Preview**: These specifications are based on estimates only and should not be used for timing analysis.

**Advance**: These specifications are based on simulations only and are typically available soon after establishing FPGA specifications. Although speed grades with this designation are considered relatively stable and conservative, some under-reporting might still occur.

**Preliminary**: These specifications are based on complete early silicon characterization. Devices and speed grades with this designation are intended to give a better indication of the expected performance of production silicon. The probability of under-reporting preliminary delays is greatly reduced compared to Advance data.

**Production**: These specifications are approved once enough production silicon of a particular device family member has been characterized to provide full correlation between speed files and devices over numerous production lots. There is no under-reporting of delays, and customers receive formal notification of any subsequent changes. Typically, the slowest speed grades transition to Production before faster speed grades.

## **Software Version Requirements**

Production-quality systems must use FPGA designs compiled using a speed file designated as PRODUCTION status. FPGA designs using a less mature speed file designation should only be used during system prototyping or pre-production qualification. FPGA designs with speed files designated as Preview, Advance, or Preliminary should not be used in a production-quality system.

Whenever a speed file designation changes, as a device matures toward Production status, rerun the latest Xilinx ISE® software on the FPGA design to ensure that the FPGA design incorporates the latest timing information and software updates.

In some cases, a particular family member (and speed grade) is released to Production at a different time than when the speed file is released with the Production label. Any labeling discrepancies are corrected in subsequent speed file releases. See Table 17 for devices that can be considered to have the Production label.

All parameter limits are representative of worst-case supply voltage and junction temperature conditions. Unless otherwise noted, the published parameter values apply to all Spartan-3AN devices. AC and DC characteristics are specified using the same numbers for both commercial and industrial grades.

To create a Xilinx MySupport user account and sign up for automatic E-mail notification whenever this data sheet is updated:

 Sign Up for Alerts on Xilinx MySupport www.xilinx.com/support/answers/19380.htm

Timing parameters and their representative values are selected for inclusion either because they are important as general design requirements or they indicate fundamental device performance characteristics. The Spartan-3AN speed files (v1.39), part of the Xilinx Development Software, are the original source for many but not all of the values. The speed grade designations for these files are shown in Table 17. For more complete, more precise, and worst-case data, use the values reported by the Xilinx static timing analyzer (TRACE in the Xilinx development software) and back-annotated to the simulation netlist.

**Table 17:** Spartan-3AN Family v1.39 Speed Grade **Designations** 

Device	Preview	Advance	Preliminary	Production
XC3S50AN				<b>-4</b> , <b>-5</b>
XC3S200AN				<b>-</b> 4, <b>-</b> 5
XC3S400AN				-4, -5
XC3S700AN				<b>-</b> 4, <b>-</b> 5
XC3S1400AN				<b>-</b> 4, <b>-</b> 5

Table 18 provides the recent history of the Spartan-3AN speed files.

Table 18: Spartan-3AN Speed File Version History

Version	ISE Release	Description
1.39	ISE 10.1	Updated for Spartan-3A family. No change to data for Spartan-3AN family.
1.38	ISE 9.2.03i	Updated to Production. No change to data.
1.37	ISE 9.2.01i	Updated pin-to-pin setup and hold times, TMDS output adjustment, multiplier setup/hold times, and block RAM clock width.
1.36	ISE 9.2i	Added -5 speed grade, updated to Advance.
1.34	ISE 9.1.03i	Updated pin-to-pin timing.
1.32	ISE 9.1.01i	Preview speed files for -4 speed grade.



## I/O Timing

## **Pin-to-Pin Clock-to-Output Times**

Table 19: Pin-to-Pin Clock-to-Output Times for the IOB Output Path

				Speed	Grade	
				-5	-4	
Symbol	Description	Conditions	Device	Max	Max	Units
Clock-to-Outpu	t Times					
Flip-Flo active t Clock p	When reading from the Output	LVCMOS25 <sup>(2)</sup> , 12mA	XC3S50AN	3.18	3.42	ns
	Flip-Flop (OFF), the time from the active transition on the Global	output drive, Fast slew rate, with DCM <sup>(3)</sup> XC3S200AN 3.21	3.21	3.27	ns	
	Clock pin to data appearing at the Output pin. The DCM is in use.		XC3S400AN	2.97	3.33	ns
			XC3S700AN	3.39	3.50	ns
			XC3S1400AN	3.51	3.99	ns
T <sub>ICKOF</sub>	When reading from OFF, the time	LVCMOS25 <sup>(2)</sup> , 12mA	XC3S50AN	4.59	5.02	ns
	from the active transition on the Global Clock pin to data appearing	output drive, Fast slew rate, without DCM	XC3S200AN	4.88	5.24	ns
	at the Output pin. The DCM is not in use.		XC3S400AN	4.68	5.12	ns
			XC3S700AN	4.97	5.34	ns
			XC3S1400AN	5.06	5.69	ns

- 1. The numbers in this table are tested using the methodology presented in Table 28 and are based on the operating conditions set forth in Table 8 and Table 11.
- This clock-to-output time requires adjustment whenever a signal standard other than LVCMOS25 is assigned to the Global Clock Input or a standard other than LVCMOS25 with 12 mA drive and Fast slew rate is assigned to the data Output. If the former is true, add the appropriate Input adjustment from Table 24. If the latter is true, add the appropriate Output adjustment from Table 27.
- 3. DCM output jitter is included in all measurements.



#### Pin-to-Pin Setup and Hold Times

Table 20: Pin-to-Pin Setup and Hold Times for the IOB Input Path (System Synchronous)

				Speed	Grade	
				-5	-4	
Symbol	Description	Conditions	Device	Min	Min	Units
etup Times						
T <sub>PSDCM</sub>	When writing to the Input	LVCMOS25 <sup>(2)</sup> ,	XC3S50AN	2.45	2.68	ns
	Flip-Flop (IFF), the time from the setup of data at the Input pin to	IFD_DELAY_VALUE = 0, with DCM <sup>(4)</sup>	XC3S200AN	2.59	2.84	ns
	the active transition at a Global		XC3S400AN	2.38	2.68	ns
	Clock pin. The DCM is in use. No Input Delay is programmed.		XC3S700AN	2.38	2.57	ns
	, , , ,		XC3S1400AN	1.91	2.17	ns
T <sub>PSFD</sub>	When writing to IFF, the time	LVCMOS25 <sup>(2)</sup> ,	XC3S50AN	2.55	2.76	ns
	from the setup of data at the Input pin to an active transition at	IFD_DELAY_VALUE = 5, without DCM	XC3S200AN	2.32	2.76	ns
	the Global Clock pin. The DCM is		XC3S400AN	2.21	2.60	ns
	not in use. The Input Delay is programmed.		XC3S700AN	2.28	2.63	ns
		XC3S1400AN	2.33	2.41	ns	
lold Times	,				l .	11
T <sub>PHDCM</sub>	When writing to IFF, the time	LVCMOS25 <sup>(3)</sup> ,	XC3S50AN	-0.36	-0.36	ns
	from the active transition at the Global Clock pin to the point	IFD_DELAY_VALUE = 0, with DCM <sup>(4)</sup>	XC3S200AN	-0.52	-0.52	ns
	when data must be held at the	Will Down	XC3S400AN	-0.33	-0.29	ns
	Input pin. The DCM is in use. No Input Delay is programmed.		XC3S700AN	-0.17	-0.12	ns
	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		XC3S1400AN	-0.07	0.00	ns
T <sub>PHFD</sub>	When writing to IFF, the time	LVCMOS25 <sup>(3)</sup> ,	XC3S50AN	-0.63	-0.58	ns
	from the active transition at the Global Clock pin to the point	IFD_DELAY_VALUE = 5, without DCM	XC3S200AN	-0.56	-0.56	ns
	when data must be held at the		XC3S400AN	-0.42	-0.42	ns
	Input pin. The DCM is not in use. The Input Delay is programmed.		XC3S700AN	-0.80	-0.75	ns
	, p. 11 = 112, 12 p. 13, a. 11110 a.		XC3S1400AN	-0.69	-0.69	ns

- 1. The numbers in this table are tested using the methodology presented in Table 28 and are based on the operating conditions set forth in Table 8 and Table 11.
- 2. This setup time requires adjustment whenever a signal standard other than LVCMOS25 is assigned to the Global Clock Input or the data Input. If this is true of the Global Clock Input, subtract the appropriate adjustment from Table 24. If this is true of the data Input, add the appropriate Input adjustment from the same table.
- 3. This hold time requires adjustment whenever a signal standard other than LVCMOS25 is assigned to the Global Clock Input or the data Input. If this is true of the Global Clock Input, add the appropriate Input adjustment from Table 24. If this is true of the data Input, subtract the appropriate Input adjustment from the same table. When the hold time is negative, it is possible to change the data before the clock's active edge.
- 4. DCM output jitter is included in all measurements.



## **Input Setup and Hold Times**

Table 21: Setup and Hold Times for the IOB Input Path

					Speed	Grade	
			IFD_ DELAY_		-5	-4	
Symbol	Description	Conditions	VALUE	Device	Min	Min	Units
Setup Times							
T <sub>IOPICK</sub>	Time from the setup of data at the	LVCMOS25 <sup>(2)</sup>	0	XC3S50AN	1.56	1.58	ns
	Input pin to the active transition at the ICLK input of the Input Flip-Flop (IFF).			XC3S200AN	1.71	1.81	ns
	No Input Delay is programmed.			XC3S400AN	1.30	1.51	ns
				XC3S700AN	1.34	1.51	ns
				XC3S1400AN	1.36	1.74	ns
T <sub>IOPICKD</sub>	Time from the setup of data at the	LVCMOS25 <sup>(2)</sup>	1	XC3S50AN	2.16	2.18	ns
Input pin to the active transition at the ICLK input of the Input Flip-Flop (IFF). The Input Delay is programmed.		2		3.10	3.12	ns	
		3		3.51	3.76	ns	
		4		4.04	4.32	ns	
			5		3.88	4.24	ns
			6		4.72	5.09	ns
			7		5.47	5.47     5.94       5.97     6.52	ns
			8		5.97		ns
			1 XC3S200AN 2.05	2.20	ns		
			2		2.72	2.93	ns
			3		3.38	3.78	ns
			4		3.88	4.37	ns
			5		3.69	4.20	ns
			6		4.56	5.23	ns
			7		5.34	6.11	ns
			8		5.85	6.71	ns
			1	XC3S400AN	1.79	2.02	ns
			2	]	2.43	2.67	ns
			3	]	3.02	3.43	ns
			4	3.49	3.49	3.96	ns
			5	]	3.41	3.95	ns
			6	]	4.20	4.81	ns
			7	]	4.96	5.66	ns
			8	]	5.44	6.19	ns



Table 21: Setup and Hold Times for the IOB Input Path (Continued)

					Speed Grade	Grade	
			IFD_ DELAY_		-5	-4	
Symbol	Description	Conditions	VALUE	Device	Min	Min	Units
T <sub>IOPICKD</sub>	Time from the setup of data at the Input pin to the active transition at the	LVCMOS25 <sup>(2)</sup>	1	XC3S700AN	1.82	1.95	ns
	ICLK input of the Input Flip-Flop (IFF).		2		2.62	2.83	ns
	The Input Delay is programmed.	3 4	3		3.32	3.72	ns
				3.83	4.31	ns	
			5		3.69	4.14	ns
			6		4.60	5.19	ns
			7		5.39	6.10	ns
			8		5.92	6.73	ns
			1	XC3S1400AN	1.79	2.17	ns
			2		2.55	2.92	ns
			3		3.38	3.76	ns
			4		3.75	4.32	ns
			5		3.81	4.19	ns
			6		4.39	5.09	ns
			7		5.16	5.98	ns
			8	]	5.69	6.57	ns
<b>Hold Times</b>			•	•			•
T <sub>IOICKP</sub>	Time from the active transition at the	·)	0	XC3S50AN	-0.66	-0.64	ns
	ICLK input of the Input Flip-Flop (IFF) to the point where data must be held		XC3S200AN	-0.85	-0.65	ns	
	at the Input pin. No Input Delay is programmed.		XC3S4	XC3S400AN	-0.42	-0.42	ns
				XC3S700AN	-0.81	-0.67	ns
				XC3S1400AN	-0.71	-0.71	ns
T <sub>IOICKPD</sub>	Time from the active transition at the	LVCMOS25 <sup>(2)</sup>	1	XC3S50AN	-0.88	-0.88	ns
	ICLK input of the Input Flip-Flop (IFF) to the point where data must be held		2		-1.33	-1.33	ns
	at the İnput pin. The Input Delay is programmed.		3		-2.05	-2.05	ns
			4		-2.43	-2.43	ns
			5		-2.34	-2.34	ns
			6		-2.81	-2.81	ns
			7		-3.03	-3.03	ns
			8		-3.83	-3.57	ns
			1	XC3S200AN	-1.51	-1.51	ns
			2		-2.09	-2.09	ns
			3	-2	-2.40	-2.40	ns
			4		-2.68	-2.68	ns
			5		-2.56	-2.56	ns
			6		-2.99	-2.99	ns
			7		-3.29	-3.29	ns
			8		-3.61	-3.61	ns



Table 21: Setup and Hold Times for the IOB Input Path (Continued)

					Speed	Grade	
			IFD_ DELAY_		-5	-4	
Symbol	Description	Conditions	VALUE	Device	Min	Min	Units
T <sub>IOICKPD</sub>	Time from the active transition at the	LVCMOS25 <sup>(2)</sup>	1	XC3S400AN	-1.12	-1.12	ns
	ICLK input of the Input Flip-Flop (IFF) to the point where data must be held		2		-1.70	-1.70	ns
	at the Input pin. The Input Delay is programmed.		3		-2.08	-2.08	ns
			4		-2.38	-2.38	ns
			5		-2.23	-2.23	ns
			6		-2.69	-2.69	ns
			7		-3.08	-3.08	ns
			8		-3.35	-3.35	ns
			1 XC3S700AN	-1.67	-1.67	ns	
		3	-2.27	-2.27	ns		
				-2.59	-2.59	ns	
				-2.92	-2.92	ns	
				-2.89	-2.89	ns	
			6		-3.22	-3.22	ns
			7		-3.52	-3.52	ns
			8		-3.81	-3.81	ns
			1	XC3S1400AN	-1.60	-1.60	ns
			2		-2.06	-2.06	ns
			3		-2.46	-2.46	ns
			4		-2.86	-2.86	ns
			5	1	-2.88	-2.88	ns
			6	-3.2	-3.24	-3.24	ns
			7		-3.55	-3.55	ns
			8	1	-3.89	-3.89	ns
Set/Reset Pul	se Width	ı	1	J		1	1
T <sub>RPW_IOB</sub>	Minimum pulse width to SR control input on IOB	-	-	All	1.33	1.61	ns

- 1. The numbers in this table are tested using the methodology presented in Table 28 and are based on the operating conditions set forth in Table 8 and Table 11.
- 2. This setup time requires adjustment whenever a signal standard other than LVCMOS25 is assigned to the data Input. If this is true, add the appropriate Input adjustment from Table 24.
- 3. These hold times require adjustment whenever a signal standard other than LVCMOS25 is assigned to the data Input. If this is true, subtract the appropriate Input adjustment from Table 24. When the hold time is negative, it is possible to change the data before the clock's active edge.

Table 22: Sample Window (Source Synchronous)

Symbol	Description	Max	Units
	Setup and hold capture window of an IOB flip-flop.	The input capture sample window value is highly specific to a particular application, device, package, I/O standard, I/O placement, DCM usage, and clock buffer. Please consult the appropriate Xilinx Answer Record for application-specific values.  • Answer Record 30879	ps



## **Input Propagation Times**

Table 23: Propagation Times for the IOB Input Path

					Speed	Grade	
			IFD_ DELAY_		-5	-4	
Symbol	Description	Conditions	VALUE	Device	Max	Max	Units
Propagation	n Times						
T <sub>IOPLI</sub>	The time it takes for data to travel	LVCMOS25 <sup>(2)</sup>	0	XC3S50AN	1.70	1.81	ns
	from the Input pin through the IFF latch to the I output with no input			XC3S200AN	1.85	2.04	ns
	delay programmed			XC3S400AN	1.44	1.74	ns
				XC3S700AN	1.48	1.74	ns
				XC3S1400AN	1.50	1.97	ns
T <sub>IOPLID</sub>	The time it takes for data to travel	LVCMOS25 <sup>(2</sup>	1	XC3S50AN	2.30	2.41	ns
	from the Input pin through the IFF latch to the I output with the input		2		3.24	3.35	ns
	delay programmed		3		3.65	3.98	ns
			4		4.18	4.55	ns
			5		4.02	4.47	ns
			6		4.86	5.32	ns
			7		5.61	6.17	ns
			8		6.11	6.75	ns
			1	XC3S200AN	2.19	2.43	ns
			2		2.86	3.16	ns
			3		3.52	4.01	ns
			4		4.02	02 4.60	ns
			5		3.83	4.43	ns
			6		4.70	5.46	ns
			7		5.48	6.33	ns
			8		5.99	6.94	ns
			1	XC3S400AN	1.93	2.25	ns
			2		2.57	2.90	ns
			3		3.16	3.66	ns
			4		3.63	4.19	ns
			5	1	3.55	4.18	ns
			6	1	4.34	5.03	ns
			7	1	5.09	5.88	ns
			8	1	5.58	6.42	ns
			1	XC3S700AN	1.96	2.18	ns
			2	1	2.76	3.06	ns
			3	1	3.45	3.95	ns
			4	1	3.97	4.54	ns
			5	1	3.83	4.37	ns
			6	1	4.74	5.42	ns
			7	1	5.53	6.33	ns
			8	1	6.06	6.96	ns



Table 23: Propagation Times for the IOB Input Path (Continued)

					Speed	Grade	
			IFD_ DELAY		-5	-4	]
Symbol	Description	Conditions	VALUE	Device	Max	Max 2.40 3.15 3.99 4.55	Units
T <sub>IOPLID</sub> The time it takes for data to travel	LVCMOS25 <sup>(2</sup>	1	XC3S1400AN	1.93	2.40	ns	
	from the Input pin through the IFF latch to the I output with the input		2		2.69	3.15	ns
	delay programmed		3		3.52	3.99	ns
			4		3.89	4.55	ns
			5		3.95	4.42	ns
			6		4.53	5.32	ns
			7		5.30 6.21	6.21	ns
			8		5.83	6.80	ns

- 1. The numbers in this table are tested using the methodology presented in Table 28 and are based on the operating conditions set forth in Table 8 and Table 11.
- 2. This propagation time requires adjustment whenever a signal standard other than LVCMOS25 is assigned to the data Input. When this is true, add the appropriate Input adjustment from Table 24.



## **Input Timing Adjustments**

Table 24: Input Timing Adjustments by IOSTANDARD

Convert Input Time from		I the ent Below	
LVCMOS25 to the Following Signal Standard	Speed	Grade	
(IOSTANDARD)	-5	-4	Units
Single-Ended Standards			
LVTTL	0.62	0.63	ns
LVCMOS33	0.54	0.54	ns
LVCMOS25	0	0	ns
LVCMOS18	0.83	0.83	ns
LVCMOS15	0.60	0.60	ns
LVCMOS12	0.31	0.31	ns
PCl33_3	0.41	0.41	ns
PCI66_3	0.41	0.41	ns
HSTL_I	0.72	0.72	ns
HSTL_III	0.77	0.77	ns
HSTL_I_18	0.69	0.69	ns
HSTL_II_18	0.69	0.69	ns
HSTL_III_18	0.79	0.79	ns
SSTL18_I	0.71	0.71	ns
SSTL18_II	0.71	0.71	ns
SSTL2_I	0.68	0.68	ns
SSTL2_II	0.68	0.68	ns
SSTL3_I	0.78	0.78	ns
SSTL3_II	0.78	0.78	ns

Table 24: Input Timing Adjustments by IOSTANDARD

Convert Input Time from		I the ent Below	
LVCMOS25 to the Following Signal Standard	Speed	Grade	
(IOSTANDARD)	-5	-4	Units
Differential Standards			
LVDS_25	0.76	0.76	ns
LVDS_33	0.79	0.79	ns
BLVDS_25	0.79	0.79	ns
MINI_LVDS_25	0.78	0.78	ns
MINI_LVDS_33	0.79	0.79	ns
LVPECL_25	0.78	0.78	ns
LVPECL_33	0.79	0.79	ns
RSDS_25	0.79	0.79	ns
RSDS_33	0.77	0.77	ns
TMDS_33	0.79	0.79	ns
PPDS_25	0.79	0.79	ns
PPDS_33	0.79	0.79	ns
DIFF_HSTL_I_18	0.74	0.74	ns
DIFF_HSTL_II_18	0.72	0.72	ns
DIFF_HSTL_III_18	1.05	1.05	ns
DIFF_HSTL_I	0.72	0.72	ns
DIFF_HSTL_III	1.05	1.05	ns
DIFF_SSTL18_I	0.71	0.71	ns
DIFF_SSTL18_II	0.71	0.71	ns
DIFF_SSTL2_I	0.74	0.74	ns
DIFF_SSTL2_II	0.75	0.75	ns
DIFF_SSTL3_I	1.06	1.06	ns
DIFF_SSTL3_II	1.06	1.06	ns

- The numbers in this table are tested using the methodology presented in Table 28 and are based on the operating conditions set forth in Table 8, Table 11, and Table 13.
- These adjustments are used to convert input path times originally specified for the LVCMOS25 standard to times that correspond to other signal standards.



## **Output Propagation Times**

Table 25: Timing for the IOB Output Path

				Speed	Grade	
				-5	-4	
Symbol	Description	Conditions	Device	Max	Max	Units
Clock-to-Out	put Times					
T <sub>IOCKP</sub>	When reading from the Output Flip-Flop (OFF), the time from the active transition at the OCLK input to data appearing at the Output pin	LVCMOS25 <sup>(2)</sup> , 12 mA output drive, Fast slew rate	All	2.87	3.13	ns
Propagation '	Times					_
T <sub>IOOP</sub>	The time it takes for data to travel from the IOB's O input to the Output pin	LVCMOS25 <sup>(2)</sup> , 12 mA output drive, Fast slew rate	All	2.78	2.91	ns
T <sub>IOOLP</sub>	The time it takes for data to travel from the O input through the OFF latch to the Output pin			2.70	2.85	ns
Set/Reset Tin	nes			•		<u> </u>
T <sub>IOSRP</sub>	Time from asserting the OFF's SR input to setting/resetting data at the Output pin	LVCMOS25 <sup>(2)</sup> , 12 mA output drive, Fast slew rate	All	3.63	3.89	ns
T <sub>IOGSRQ</sub>	Time from asserting the Global Set Reset (GSR) input on the STARTUP_SPARTAN3A primitive to setting/resetting data at the Output pin			8.62	9.65	ns

- 1. The numbers in this table are tested using the methodology presented in Table 28 and are based on the operating conditions set forth in Table 8 and Table 11.
- 2. This time requires adjustment whenever a signal standard other than LVCMOS25 with 12 mA drive and Fast slew rate is assigned to the data Output. When this is true, add the appropriate Output adjustment from Table 27.



## **Three-State Output Propagation Times**

## Table 26: Timing for the IOB Three-State Path

				Speed Grade		
				-5	-5 -4	
Symbol	Description	Conditions	Device	Max	Max	Units
Synchronous	Output Enable/Disable Times			'		"
T <sub>IOCKHZ</sub>	Time from the active transition at the OTCLK input of the Three-state Flip-Flop (TFF) to when the Output pin enters the high-impedance state	LVCMOS25, 12 mA output drive, Fast slew rate	All	1.13	1.39	ns
T <sub>IOCKON</sub> <sup>(2)</sup>	Time from the active transition at TFF's OTCLK input to when the Output pin drives valid data		All	3.08	3.35	ns
Asynchronou	s Output Enable/Disable Times					
T <sub>GTS</sub>	Time from asserting the Global Three State (GTS) input on the STARTUP_SPARTAN3A primitive to when the Output pin enters the high-impedance state	LVCMOS25, 12 mA output drive, Fast slew rate	All	9.47	10.36	ns
Set/Reset Tin	nes					
T <sub>IOSRHZ</sub>	Time from asserting TFF's SR input to when the Output pin enters a high-impedance state	LVCMOS25, 12 mA output drive, Fast slew	All	1.61	1.86	ns
T <sub>IOSRON</sub> <sup>(2)</sup>	Time from asserting TFF's SR input at TFF to when the Output pin drives valid data	rate	All	3.57	3.82	ns

- 1. The numbers in this table are tested using the methodology presented in Table 28 and are based on the operating conditions set forth in Table 8 and Table 11.
- 2. This time requires adjustment whenever a signal standard other than LVCMOS25 with 12 mA drive and Fast slew rate is assigned to the data Output. When this is true, add the appropriate Output adjustment from Table 27.



## **Output Timing Adjustments**

Table 27: Output Timing Adjustments for IOB

Convert Output Time from LVCMOS25 with 12mA Drive and Fast Slew Rate to the Following Signal Standard (IOSTANDARD)			Adjus	Add the Adjustment Below	
			Speed Grade		
			-5	-4	Units
Single-Ended	Standard	S			
LVTTL	Slow	2 mA	5.58	5.58	ns
		4 mA	3.16	3.16	ns
		6 mA	3.17	3.17	ns
		8 mA	2.09	2.09	ns
		12 mA	1.62	1.62	ns
		16 mA	1.24	1.24	ns
		24 mA	2.74	2.74	ns
	Fast	2 mA	3.03	3.03	ns
		4 mA	1.71	1.71	ns
		6 mA	1.71	1.71	ns
		8 mA	0.53	0.53	ns
		12 mA	0.53	0.53	ns
		16 mA	0.59	0.59	ns
		24 mA	0.60	0.60	ns
	QuietIO	2 mA	27.67	27.67	ns
		4 mA	27.67	27.67	ns
		6 mA	27.67	27.67	ns
		8 mA	16.71	16.71	ns
		12 mA	16.67	16.67	ns
		16 mA	16.22	16.22	ns
		24 mA	12.11	12.11	ns

Table 27: Output Timing Adjustments for IOB (Continued)

Convert Output Time from LVCMOS25 with 12mA Drive and Fast Slew Rate to the Following			Adjus	the tment low	
			Speed Grade		
Signal Standa			-5	-4	Units
LVCMOS33	Slow	2 mA	5.58	5.58	ns
		4 mA	3.17	3.17	ns
		6 mA	3.17	3.17	ns
		8 mA	2.09	2.09	ns
		12 mA	1.24	1.24	ns
		16 mA	1.15	1.15	ns
		24 mA	2.55	2.55	ns
	Fast	2 mA	3.02	3.02	ns
		4 mA	1.71	1.71	ns
		6 mA	1.72	1.72	ns
		8 mA	0.53	0.53	ns
		12 mA	0.59	0.59	ns
		16 mA	0.59	0.59	ns
		24 mA	0.51	0.51	ns
	QuietIO	2 mA	27.67	27.67	ns
		4 mA	27.67	27.67	ns
		6 mA	27.67	27.67	ns
		8 mA	16.71	16.71	ns
		12 mA	16.29	16.29	ns
		16 mA	16.18	16.18	ns
		24 mA	12.11	12.11	ns



Table 27: Output Timing Adjustments for IOB (Continued)

Convert Output Time from LVCMOS25 with 12mA Drive and Fast Slew Rate to the Following Signal Standard (IOSTANDARD)			Add the Adjustment Below			
			Speed Grade			
			-5	-4	Units	
LVCMOS25	Slow	2 mA	5.33	5.33	ns	
		4 mA	2.81	2.81	ns	
		6 mA	2.82	2.82	ns	
		8 mA	1.14	1.14	ns	
		12 mA	1.10	1.10	ns	
		16 mA	0.83	0.83	ns	
		24 mA	2.26	2.26	ns	
	Fast	2 mA	4.36	4.36	ns	
		4 mA	1.76	1.76	ns	
		6 mA	1.25	1.25	ns	
		8 mA	0.38	0.38	ns	
		12 mA	0	0	ns	
		16 mA	0.01	0.01	ns	
		24 mA	0.01	0.01	ns	
	QuietIO	2 mA	25.92	25.92	ns	
		4 mA	25.92	25.92	ns	
		6 mA	25.92	25.92	ns	
		8 mA	15.57	15.57	ns	
		12 mA	15.59	15.59	ns	
		16 mA	14.27	14.27	ns	
		24 mA	11.37	11.37	ns	
LVCMOS18	Slow	2 mA	4.48	4.48	ns	
		4 mA	3.69	3.69	ns	
		6 mA	2.91	2.91	ns	
		8 mA	1.99	1.99	ns	
		12 mA	1.57	1.57	ns	
		16 mA	1.19	1.19	ns	
	Fast	2 mA	3.96	3.96	ns	
		4 mA	2.57	2.57	ns	
		6 mA	1.90	1.90	ns	
		8 mA	1.06	1.06	ns	
		12 mA	0.83	0.83	ns	
		16 mA	0.63	0.63	ns	
	QuietIO	2 mA	24.97	24.97	ns	
		4 mA	24.97	24.97	ns	
		6 mA	24.08	24.08	ns	
		8 mA	16.43	16.43	ns	
		12 mA	14.52	14.52	ns	
		16 mA	13.41	13.41	ns	

Table 27: Output Timing Adjustments for IOB (Continued)

Sast Slew Rate to the Following Signal Standard (IOSTANDARD)   -5	Convert Output Time from LVCMOS25 with 12mA Drive and Fast Slew Rate to the Following			Add the Adjustment Below		
Signal Standard (IOSTANDARD)   -5				Speed Grade		
A mA   3.97   3.97   ns		-5	-4	Units		
Fast   Slow   Small    LVCMOS15	Slow	2 mA	5.82	5.82	ns	
R mA			4 mA	3.97	3.97	ns
Table   Tabl			6 mA	3.21	3.21	ns
Fast 2 mA 5.23 5.23 ns   4 mA 3.05 3.05 ns   6 mA 1.95 1.95 ns   8 mA 1.60 1.60 ns   12 mA 1.30 1.30 ns   4 mA 25.66 25.66 ns   6 mA 24.64 24.64 ns   8 mA 22.06 22.06 ns   12 mA 20.64 20.64 ns   12 mA 4.87 4.87 ns   6 mA 5.67 5.67 ns   Fast 2 mA 6.77 6.77 ns   4 mA 5.02 5.02 ns   6 mA 4.09 4.09 ns   QuietlO 2 mA 50.76 50.76 ns   4 mA 43.17 ns   6 mA 37.31 37.31 ns   PCI33_3 PCI66_3			8 mA	2.53	2.53	ns
A mA   3.05   3.05   ns			12 mA	2.06	2.06	ns
Company		Fast	2 mA	5.23	5.23	ns
R mA			4 mA	3.05	3.05	ns
12 mA			6 mA	1.95	1.95	ns
QuietlO   2 mA   34.11   34.11   ns   4 mA   25.66   25.66   ns   6 mA   24.64   24.64   ns   8 mA   22.06   22.06   ns   12 mA   20.64   20.64   ns   12 mA   20.64   20.64   ns   12 mA   4 mA   4.87   4.87   ns   6 mA   5.67   5.67   ns   6 mA   5.67   5.67   ns   6 mA   5.02   5.02   ns   6 mA   4.09   4.09   ns   6 mA   43.17   43.17   ns   6 mA   37.31   37.31   ns   75.02   6 mA   37.31   37.31   ns   75.02   75.02   10 ms   75.02   75			8 mA	1.60	1.60	ns
A mA   25.66   25.66   ns			12 mA	1.30	1.30	ns
Company		QuietIO	2 mA	34.11	34.11	ns
S mA   22.06   22.06   ns			4 mA	25.66	25.66	ns
12 mA   20.64   20.64   ns			6 mA	24.64	24.64	ns
LVCMOS12			8 mA	22.06	22.06	ns
A mA			12 mA	20.64	20.64	ns
Fast 2 mA 6.77 6.77 ns 4 mA 5.02 5.02 ns 6 mA 4.09 4.09 ns QuietIO 2 mA 50.76 50.76 ns 4 mA 43.17 43.17 ns 6 mA 37.31 37.31 ns PCI33_3 0.34 0.34 ns PSTL_III 1.16 1.16 ns HSTL_II_18 0.35 0.35 ns HSTL_III_18 0.30 0.30 ns SSTL18_II 0.40 0.40 ns SSTL18_II 0.30 0.30 ns SSTL2_II 0 0 ns SSTL2_II -0.05 -0.05 ns	LVCMOS12	Slow	2 mA	7.14	7.14	ns
Fast 2 mA 6.77 6.77 ns 4 mA 5.02 5.02 ns 6 mA 4.09 4.09 ns QuietlO 2 mA 50.76 50.76 ns 4 mA 43.17 43.17 ns 6 mA 37.31 37.31 ns PCI33_3 0.34 0.34 ns PCI66_3 0.34 0.34 ns HSTL_II 0.78 0.78 ns HSTL_III 1.16 1.16 ns HSTL_III 1.16 1.16 ns HSTL_III_18 0.30 0.30 ns HSTL_III_18 0.40 0.40 ns SSTL18_II 0.40 0.40 ns SSTL18_II 0.30 0.30 ns SSTL2_II 0 0 0 0 0 0 ns SSTL2_II 0 0 0 0 ns SSTL2_II 0 0 0 0 0 ns SSTL2_II 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0			4 mA	4.87	4.87	ns
A mA   5.02   5.02   ns   6 mA   4.09   4.09   ns   QuietlO   2 mA   50.76   50.76   ns   4 mA   43.17   ns   6 mA   37.31   37.31   ns   PCI33_3   0.34   0.34   0.34   ns   PCI66_3   0.34   0.34   ns   HSTL_II   1.16   1.16   ns   HSTL_II_18   0.35   0.35   ns   HSTL_III_18   0.30   0.30   ns   HSTL_III_18   0.47   0.47   ns   SSTL18_II   0.40   0.40   ns   SSTL18_II   0.30   0.30   ns   SSTL2_II   0   0   ns   SSTL2_II   0   0   ns   SSTL2_II   0   0   ns   SSTL2_II   0   0   0   ns   SSTL2_II   0   0   0   ns   SSTL2_III   0.005   -0.05   ns   SSTL2_III   0.005   -0.005   -0.005   ns   SSTL2_III   0.005   -0.005   -0.005   ns   SSTL2_III   0.005   -0.005   -0.005   ns   SSTL2_III   0.005   -0.00			6 mA	5.67	5.67	ns
QuietlO   2 mA   50.76   50.76   ns     4 mA   43.17   43.17   ns   6 mA   37.31   37.31   ns     PCI33_3   0.34   0.34   0.34   ns   PCI66_3   0.34   0.34   ns   HSTL_II   0.78   0.78   ns   HSTL_III   1.16   1.16   ns   HSTL_II_18   0.35   0.35   ns   HSTL_III_18   0.30   0.30   ns   HSTL_III_18   0.47   0.47   ns   SSTL18_II   0.40   0.40   ns   SSTL18_II   0.30   0.30   ns   SSTL2_II   0   0   ns   SSTL2_II   0   0   ns   SSTL2_III   0.05   -0.05   ns   NS   NS   NS   NS   NS   NS   NS   N		Fast	2 mA	6.77	6.77	ns
QuietIO         2 mA         50.76         50.76         ns           4 mA         43.17         43.17         ns           6 mA         37.31         37.31         ns           PCI33_3         0.34         0.34         ns           PCI66_3         0.34         0.34         ns           HSTL_II         0.78         0.78         ns           HSTL_IIII         1.16         1.16         ns           HSTL_II_18         0.35         0.35         ns           HSTL_III_18         0.47         0.47         ns           SSTL18_I         0.40         0.40         ns           SSTL18_II         0.30         0.30         ns           SSTL2_I         0         0         ns           SSTL2_II         -0.05         -0.05         ns			4 mA	5.02	5.02	ns
4 mA   43.17   43.17   ns   6 mA   37.31   37.31   ns   PCI33_3   0.34   0.34   0.34   ns   PCI66_3   0.34   0.34   ns   HSTL_II   0.78   0.78   ns   HSTL_III   1.16   1.16   ns   HSTL_II_18   0.35   0.35   ns   HSTL_III_18   0.30   0.30   ns   HSTL_III_18   0.47   0.47   ns   SSTL18_II   0.40   0.40   ns   SSTL18_II   0.30   0.30   ns   SSTL2_II   0   0   ns   SSTL2_II   0   0   ns   SSTL2_II   0   0   ns   SSTL2_II   0.05   -0.05   ns			6 mA	4.09	4.09	ns
6 mA   37.31   37.31   ns     PCI33_3   0.34   0.34   ns     PCI66_3   0.34   0.34   ns     HSTL_I   0.78   0.78   ns     HSTL_III   1.16   1.16   ns     HSTL_II_18   0.35   0.35   ns     HSTL_III_18   0.30   0.30   ns     HSTL_III_18   0.47   0.47   ns     SSTL18_I   0.40   0.40   ns     SSTL18_II   0.30   0.30   ns     SSTL2_II   0   0   ns     SSTL2_II   0   0   ns     SSTL2_II   -0.05   -0.05   ns		QuietIO	2 mA	50.76	50.76	ns
PCI33_3         0.34         0.34         ns           PCI66_3         0.34         0.34         ns           HSTL_I         0.78         0.78         ns           HSTL_IIII         1.16         1.16         ns           HSTL_I_18         0.35         0.35         ns           HSTL_II_18         0.30         0.30         ns           HSTL_III_18         0.47         0.47         ns           SSTL18_I         0.40         0.40         ns           SSTL18_II         0.30         0.30         ns           SSTL2_I         0         0         ns           SSTL2_II         -0.05         -0.05         ns			4 mA	43.17	43.17	ns
PCI66_3         0.34         0.34         ns           HSTL_I         0.78         0.78         ns           HSTL_IIII         1.16         1.16         ns           HSTL_I_18         0.35         0.35         ns           HSTL_III_18         0.30         0.30         ns           HSTL_III_18         0.47         0.47         ns           SSTL18_I         0.40         0.40         ns           SSTL18_II         0.30         0.30         ns           SSTL2_I         0         0         ns           SSTL2_II         -0.05         -0.05         ns			6 mA	37.31	37.31	ns
HSTL_I         0.78         0.78         ns           HSTL_III         1.16         1.16         ns           HSTL_I_18         0.35         0.35         ns           HSTL_II_18         0.30         0.30         ns           HSTL_III_18         0.47         0.47         ns           SSTL18_I         0.40         0.40         ns           SSTL18_II         0.30         0.30         ns           SSTL2_I         0         0         ns           SSTL2_II         -0.05         -0.05         ns	PCI33_3			0.34	0.34	ns
HSTL_III       1.16       1.16       ns         HSTL_I_18       0.35       0.35       ns         HSTL_II_18       0.30       0.30       ns         HSTL_III_18       0.47       0.47       ns         SSTL18_I       0.40       0.40       ns         SSTL18_II       0.30       0.30       ns         SSTL2_I       0       0       ns         SSTL2_II       -0.05       -0.05       ns	PCI66_3			0.34	0.34	ns
HSTL_I_18         0.35         0.35         ns           HSTL_II_18         0.30         0.30         ns           HSTL_III_18         0.47         0.47         ns           SSTL18_I         0.40         0.40         ns           SSTL18_II         0.30         0.30         ns           SSTL2_I         0         0         ns           SSTL2_II         -0.05         -0.05         ns	HSTL_I			0.78	0.78	ns
HSTL_II_18         0.30         0.30         ns           HSTL_III_18         0.47         0.47         ns           SSTL18_I         0.40         0.40         ns           SSTL18_II         0.30         0.30         ns           SSTL2_I         0         0         ns           SSTL2_II         -0.05         -0.05         ns	HSTL_III			1.16	1.16	ns
HSTL_III_18         0.47         0.47         ns           SSTL18_I         0.40         0.40         ns           SSTL18_II         0.30         0.30         ns           SSTL2_I         0         0         ns           SSTL2_II         -0.05         -0.05         ns	HSTL_I_18			0.35	0.35	ns
SSTL18_I         0.40         0.40         ns           SSTL18_II         0.30         0.30         ns           SSTL2_I         0         0         ns           SSTL2_II         -0.05         -0.05         ns	HSTL_II_18			0.30	0.30	ns
SSTL18_II         0.30         0.30         ns           SSTL2_I         0         0         ns           SSTL2_II         -0.05         -0.05         ns	HSTL_III_18			0.47	0.47	ns
SSTL2_I         0         0         ns           SSTL2_II         -0.05         -0.05         ns				0.40	0.40	ns
SSTL2_II				0.30	0.30	ns
				0	0	ns
<del></del>	SSTL2_II			-0.05	-0.05	ns
SSTL3_I 0 0 ns	SSTL3_I			0	0	ns
SSTL3_II 0.17 0.17 ns	SSTL3_II			0.17	0.17	ns



Table 27: Output Timing Adjustments for IOB (Continued)

Convert Output Time from	Add the Adjustment Below			
LVCMOS25 with 12mA Drive and Fast Slew Rate to the Following	Speed	Speed Grade		
Signal Standard (IOSTANDARD)	-5	-4	Units	
Differential Standards				
LVDS_25	1.16	1.16	ns	
LVDS_33	0.46	0.46	ns	
BLVDS_25	0.11	0.11	ns	
MINI_LVDS_25	0.75	0.75	ns	
MINI_LVDS_33	0.40	0.40	ns	
LVPECL_25		Innut Only	,	
LVPECL_33	Input Only			
RSDS_25	1.42	1.42	ns	
RSDS_33	0.58	0.58	ns	
TMDS_33	0.46	0.46	ns	
PPDS_25	1.07	1.07	ns	
PPDS_33	0.63	0.63	ns	
DIFF_HSTL_I_18	0.43	0.43	ns	
DIFF_HSTL_II_18	0.41	0.41	ns	
DIFF_HSTL_III_18	0.36	0.36	ns	
DIFF_HSTL_I	1.01	1.01	ns	
DIFF_HSTL_III	0.54	0.54	ns	
DIFF_SSTL18_I	0.49	0.49	ns	
DIFF_SSTL18_II	0.41	0.41	ns	
DIFF_SSTL2_I	0.82	0.82	ns	
DIFF_SSTL2_II	0.09	0.09	ns	
DIFF_SSTL3_I	1.16	1.16	ns	
DIFF_SSTL3_II	0.28	0.28	ns	

- The numbers in this table are tested using the methodology presented in Table 28 and are based on the operating conditions set forth in Table 8, Table 11, and Table 13.
- These adjustments are used to convert output- and three-state-path times originally specified for the LVCMOS25 standard with 12 mA drive and Fast slew rate to times that correspond to other signal standards. Do not adjust times that measure when outputs go into a high-impedance state.




## **Timing Measurement Methodology**

When measuring timing parameters at the programmable I/Os, different signal standards call for different test conditions. Table 28 lists the conditions to use for each standard.

The method for measuring Input timing is as follows: A signal that swings between a Low logic level of  $V_L$  and a High logic level of  $V_H$  is applied to the Input under test. Some standards also require the application of a bias voltage to the  $V_{REF}$  pins of a given bank to properly set the input-switching threshold. The measurement point of the Input signal  $(V_M)$  is commonly located halfway between  $V_L$  and  $V_H$ .

The Output test setup is shown in Figure 10. A termination voltage  $V_T$  is applied to the termination resistor  $R_T$ , the other end of which is connected to the Output. For each standard,  $R_T$  and  $V_T$  generally take on the standard values recommended for minimizing signal reflections. If the standard does not ordinarily use terminations (for example, LVCMOS, LVTTL), then  $R_T$  is set to  $1 \text{M}\Omega$  to indicate an

open connection, and  $V_T$  is set to zero. The same measurement point  $(V_M)$  that was used at the Input is also used at the Output.



#### Notes:

1. The names shown in parentheses are used in the IBIS file.

Figure 10: Output Test Setup

Table 28: Test Methods for Timing Measurement at I/Os

Signal	Standard		Inputs			Outputs	
Signal Standard (IOSTANDARD)		V <sub>REF</sub> (V)	V <sub>L</sub> (V)	V <sub>H</sub> (V)	<b>R</b> <sub>T</sub> (Ω)	V <sub>T</sub> (V)	V <sub>M</sub> (V)
Single-End	ed						
LVTTL		-	0	3.3	1M	0	1.4
LVCMOS33		-	0	3.3	1M	0	1.65
LVCMOS25		-	0	2.5	1M	0	1.25
LVCMOS18		-	0	1.8	1M	0	0.9
LVCMOS15		-	0	1.5	1M	0	0.75
LVCMOS12		-	0	1.2	1M	0	0.6
PCl33_3	Rising	-	Note 3	Note 3	25	0	0.94
	Falling				25	3.3	2.03
PCI66_3	Rising	-	Note 3	Note 3	25	0	0.94
	Falling				25	3.3	2.03
HSTL_I		0.75	V <sub>REF</sub> - 0.5	V <sub>REF</sub> + 0.5	50	0.75	$V_{REF}$
HSTL_III		0.9	V <sub>REF</sub> – 0.5	V <sub>REF</sub> + 0.5	50	1.5	$V_{REF}$
HSTL_I_18		0.9	V <sub>REF</sub> – 0.5	V <sub>REF</sub> + 0.5	50	0.9	$V_{REF}$
HSTL_II_18		0.9	V <sub>REF</sub> - 0.5	V <sub>REF</sub> + 0.5	25	0.9	$V_{REF}$
HSTL_III_18	3	1.1	V <sub>REF</sub> – 0.5	V <sub>REF</sub> + 0.5	50	1.8	$V_{REF}$
SSTL18_I		0.9	V <sub>REF</sub> - 0.5	V <sub>REF</sub> + 0.5	50	0.9	$V_{REF}$
SSTL18_II		0.9	V <sub>REF</sub> - 0.5	V <sub>REF</sub> + 0.5	25	0.9	$V_{REF}$
SSTL2_I		1.25	V <sub>REF</sub> - 0.75	V <sub>REF</sub> + 0.75	50	1.25	$V_{REF}$
SSTL2_II		1.25	V <sub>REF</sub> – 0.75	V <sub>REF</sub> + 0.75	25	1.25	$V_{REF}$
SSTL3_I		1.5	V <sub>REF</sub> – 0.75	V <sub>REF</sub> + 0.75	50	1.5	$V_{REF}$
SSTL3_II		1.5	V <sub>REF</sub> - 0.75	V <sub>REF</sub> + 0.75	25	1.5	$V_{REF}$



Table 28: Test Methods for Timing Measurement at I/Os (Continued)

Signal Standard		Inputs		Out	tputs	Inputs and Outputs
(IOSTANDARD)	V <sub>REF</sub> (V)	V <sub>L</sub> (V)	V <sub>H</sub> (V)	<b>R</b> <sub>T</sub> (Ω)	V <sub>T</sub> (V)	V <sub>M</sub> (V)
Differential	<u> </u>					
LVDS_25	-	V <sub>ICM</sub> - 0.125	V <sub>ICM</sub> + 0.125	50	1.2	V <sub>ICM</sub>
LVDS_33	-	V <sub>ICM</sub> - 0.125	V <sub>ICM</sub> + 0.125	50	1.2	V <sub>ICM</sub>
BLVDS_25	-	V <sub>ICM</sub> - 0.125	V <sub>ICM</sub> + 0.125	1M	0	V <sub>ICM</sub>
MINI_LVDS_25	-	V <sub>ICM</sub> - 0.125	V <sub>ICM</sub> + 0.125	50	1.2	V <sub>ICM</sub>
MINI_LVDS_33	-	V <sub>ICM</sub> - 0.125	V <sub>ICM</sub> + 0.125	50	1.2	V <sub>ICM</sub>
LVPECL_25	-	V <sub>ICM</sub> - 0.3	V <sub>ICM</sub> + 0.3	N/A	N/A	V <sub>ICM</sub>
LVPECL_33	-	V <sub>ICM</sub> - 0.3	V <sub>ICM</sub> + 0.3	N/A	N/A	V <sub>ICM</sub>
RSDS_25	-	V <sub>ICM</sub> - 0.1	V <sub>ICM</sub> + 0.1	50	1.2	V <sub>ICM</sub>
RSDS_33	-	V <sub>ICM</sub> - 0.1	V <sub>ICM</sub> + 0.1	50	1.2	V <sub>ICM</sub>
TMDS_33	-	V <sub>ICM</sub> - 0.1	V <sub>ICM</sub> + 0.1	50	3.3	V <sub>ICM</sub>
PPDS_25	-	V <sub>ICM</sub> - 0.1	V <sub>ICM</sub> + 0.1	50	0.8	V <sub>ICM</sub>
PPDS_33	-	V <sub>ICM</sub> - 0.1	V <sub>ICM</sub> + 0.1	50	0.8	V <sub>ICM</sub>
DIFF_HSTL_I	0.75	V <sub>REF</sub> – 0.5	V <sub>REF</sub> + 0.5	50	0.75	V <sub>REF</sub>
DIFF_HSTL_III	0.9	V <sub>REF</sub> – 0.5	V <sub>REF</sub> + 0.5	50	1.5	V <sub>REF</sub>
DIFF_HSTL_I_18	0.9	V <sub>REF</sub> – 0.5	V <sub>REF</sub> + 0.5	50	0.9	V <sub>REF</sub>
DIFF_HSTL_II_18	0.9	V <sub>REF</sub> – 0.5	V <sub>REF</sub> + 0.5	50	0.9	V <sub>REF</sub>
DIFF_HSTL_III_18	1.1	V <sub>REF</sub> – 0.5	V <sub>REF</sub> + 0.5	50	1.8	V <sub>REF</sub>
DIFF_SSTL18_I	0.9	V <sub>REF</sub> – 0.5	V <sub>REF</sub> + 0.5	50	0.9	V <sub>REF</sub>
DIFF_SSTL18_II	0.9	V <sub>REF</sub> - 0.5	V <sub>REF</sub> + 0.5	50	0.9	V <sub>REF</sub>
DIFF_SSTL2_I	1.25	V <sub>REF</sub> - 0.5	V <sub>REF</sub> + 0.5	50	1.25	V <sub>REF</sub>
DIFF_SSTL2_II	1.25	V <sub>REF</sub> - 0.5	V <sub>REF</sub> + 0.5	50	1.25	V <sub>REF</sub>
DIFF_SSTL3_I	1.5	V <sub>REF</sub> – 0.5	V <sub>REF</sub> + 0.5	50	1.5	V <sub>REF</sub>
DIFF_SSTL3_II	1.5	V <sub>REF</sub> – 0.5	V <sub>REF</sub> + 0.5	50	1.5	V <sub>REF</sub>

#### Notes:

- 1. Descriptions of the relevant symbols are as follows:
  - $\ensuremath{\text{V}_{\text{REF}}}\xspace$  The reference voltage for setting the input switching threshold
  - $V_{\mbox{\scriptsize ICM}}$  The common mode input voltage
  - $\ensuremath{\text{V}_{\text{M}}}-\ensuremath{\text{Voltage}}$  of measurement point on signal transition
  - V<sub>L</sub> Low-level test voltage at Input pin
  - V<sub>H</sub> High-level test voltage at Input pin
  - $R_T$  Effective termination resistance, which takes on a value of 1 M $\Omega$  when no parallel termination is required
  - V<sub>T</sub> Termination voltage
- 2. The load capacitance (C<sub>I</sub>) at the Output pin is 0 pF for all signal standards.
- 3. According to the PCI specification.

The capacitive load ( $C_L$ ) is connected between the output and GND. The Output timing for all standards, as published in the speed files and the data sheet, is always based on a  $C_L$  value of zero. High-impedance probes (less than 1 pF) are used for all measurements. Any delay that the test fixture might contribute to test measurements is subtracted from those measurements to produce the final timing numbers as published in the speed files and data sheet.



# Using IBIS Models to Simulate Load Conditions in Application

IBIS models permit the most accurate prediction of timing delays for a given application. The parameters found in the IBIS model (VREF, RREF, and VMEAS) correspond directly with the parameters used in Table 28 (VT, RT, and VM). Do not confuse VREF (the termination voltage) from the IBIS model with VREF (the input-switching threshold) from the table. A fourth parameter, CREF, is always zero. The four parameters describe all relevant output test conditions. IBIS models are found in the Xilinx development software as well as at the following link:

www.xilinx.com/support/download/index.htm

Delays for a given application are simulated according to its specific load conditions as follows:

- Simulate the desired signal standard with the output driver connected to the test setup shown in Figure 10. Use parameter values V<sub>T</sub>, R<sub>T</sub>, and V<sub>M</sub> from Table 28. C<sub>REF</sub> is zero.
- Record the time to V<sub>M</sub>.
- Simulate the same signal standard with the output driver connected to the PCB trace with load. Use the appropriate IBIS model (including V<sub>REF</sub>, R<sub>REF</sub>, C<sub>REF</sub>, and V<sub>MEAS</sub> values) or capacitive value to represent the load.
- Record the time to V<sub>MFAS</sub>.
- Compare the results of steps 2 and 4. Add (or subtract) the increase (or decrease) in delay to (or from) the appropriate Output standard adjustment (Table 27) to yield the worst-case delay of the PCB trace.

## Simultaneously Switching Output Guidelines

This section provides guidelines for the recommended maximum allowable number of Simultaneous Switching Outputs (SSOs). These guidelines describe the maximum number of user I/O pins of a given output signal standard that should simultaneously switch in the same direction, while maintaining a safe level of switching noise. Meeting these guidelines for the stated test conditions ensures that the FPGA operates free from the adverse effects of ground and power bounce.

Ground or power bounce occurs when a large number of outputs simultaneously switch in the same direction. The output drive transistors all conduct current to a common voltage rail. Low-to-High transitions conduct to the  $V_{CCO}$  rail; High-to-Low transitions conduct to the GND rail. The resulting cumulative current transient induces a voltage difference across the inductance that exists between the die pad and the power supply or ground return. The inductance is associated with bonding wires, the package lead frame,

and any other signal routing inside the package. Other variables contribute to SSO noise levels, including stray inductance on the PCB as well as capacitive loading at receivers. Any SSO-induced voltage consequently affects internal switching noise margins and ultimately signal quality.

Table 29 and Table 30 provide the essential SSO guidelines. For each device/package combination, Table 29 provides the number of equivalent  $V_{\rm CCO}/{\rm GND}$  pairs. The equivalent number of pairs is based on characterization and may not match the physical number of pairs. For each output signal standard and drive strength, Table 30 recommends the maximum number of SSOs, switching in the same direction, allowed per  $V_{\rm CCO}/{\rm GND}$  pair within an I/O bank. The guidelines in Table 30 are categorized by package style, slew rate, and output drive current. Furthermore, the number of SSOs is specified by I/O bank. Generally, the left and right I/O banks (Banks 1 and 3) support higher output drive current.

Multiply the appropriate numbers from Table 29 and Table 30 to calculate the maximum number of SSOs allowed within an I/O bank. Exceeding these SSO guidelines might result in increased power or ground bounce, degraded signal integrity, or increased system jitter.

The recommended maximum SSO values assumes that the FPGA is soldered on the printed circuit board and that the board uses sound design practices. The SSO values do not apply for FPGAs mounted in sockets, due to the lead inductance introduced by the socket.

The number of SSOs allowed for quad-flat packages (TQ) is lower than for ball grid array packages (FG) due to the larger lead inductance of the quad-flat packages. Ball grid array packages are recommended for applications with a large number of simultaneously switching outputs.

Table 29: Equivalent V<sub>CCO</sub>/GND Pairs per Bank

		Package Style					
Device	TQG144	FTG256	FGG400	FGG484	FGG676		
XC3S50AN	2	_	_	_	_		
XC3S200AN	-	4	_	_	_		
XC3S400AN	-	-	5	_	_		
XC3S700AN	-	-	_	5	_		
XC3S1400AN	_	-	_	_	9		



**Table 30:** Recommended Number of Simultaneously Switching Outputs per V<sub>CCO</sub>-GND Pair

				Packag	је Туре	
			TQG	144	FTG256, FGG484,	
(IŎSTA	Standard NDARD)		Top, Bottom (Banks 0,2)	Left, Right (Banks 1,3)	Top, Bottom (Banks 0,2)	Left, Right (Banks 1,3)
Single-Ende	d Standar	ds				
LVTTL	Slow	2	20	20	60	60
		4	10	10	41	41
		6	10	10	29	29
		8	6	6	22	22
		12	6	6	13	13
		16	5	5	11	11
		24	4	4	9	9
	Fast	2	10	10	10	10
		4	6	6	6	6
		6	5	5	5	5
		8	3	3	3	3
		12	3	3	3	3
		16	3	3	3	3
		24	2	2	2	2
	QuietIO	2	40	40	80	80
		4	24	24	48	48
		6	20	20	36	36
		8	16	16	27	27
		12	12	12	16	16
		16	9	9	13	13
		24	9	9	12	12

**Table 30:** Recommended Number of Simultaneously Switching Outputs per V<sub>CCO</sub>-GND Pair (Continued)

				Packag	ckage Type			
			TQG	i144	FTG256, FGG484,			
Signal S (IOSTA	Standard NDARD)		Top, Bottom (Banks 0,2)	Left, Right (Banks 1,3)	Top, Bottom (Banks 0,2)	Left, Right (Banks 1,3)		
LVCMOS33	Slow	2	24	24	76	76		
		4	14	14	46	46		
		6	11	11	27	27		
		8	10	10	20	20		
		12	9	9	13	13		
		16	8	8	10	10		
		24	_	8	-	9		
	Fast	2	10	10	10	10		
		4	8	8	8	8		
		6	5	5	5	5		
		8	4	4	4	4		
		12	4	4	4	4		
		16	2	2	2	2		
		24	_	2	-	2		
	QuietIO	2	36	36	76	76		
		4	32	32	46	46		
		6	24	24	32	32		
		8	16	16	26	26		
		12	16	16	18	18		
		16	12	12	14	14		
		24	_	10	_	10		



Table 30: Recommended Number of Simultaneously Switching Outputs per V<sub>CCO</sub>-GND Pair (Continued)

				Packag	је Туре	
			TQG	6144	FTG256, FGG484,	FGG400, FGG676
(IŌSTA	Standard NDARD)		Top, Bottom (Banks 0,2)	Left, Right (Banks 1,3)	Top, Bottom (Banks 0,2)	Left, Right (Banks 1,3)
LVCMOS25	Slow	2	16	16	76	76
		4	10	10	46	46
		6	8	8	33	33
		8	7	7	24	24
		12	6	6	18	18
		16	_	6	_	11
		24	_	5	_	7
	Fast	2	12	12	18	18
		4	10	10	14	14
		6	8	8	6	6
		8	6	6	6	6
		12	3	3	3	3
		16	_	3	_	3
		24	_	2	_	2
	QuietIO	2	36	36	76	76
		4	30	30	60	60
		6	24	24	48	48
		8	20	20	36	36
		12	12	12	36	36
		16	_	12	_	36
		24	_	8	_	8
LVCMOS18	Slow	2	13	13	64	64
		4	8	8	34	34
		6	8	8	22	22
		8	7	7	18	18
		12	_	5	_	13
		16	_	5	_	10
	Fast	2	13	13	18	18
		4	8	8	9	9
		6	7	7	7	7
		8	4	4	4	4
		12	-	4	_	4
		16	-	3	-	3
	QuietIO	2	30	30	64	64
		4	24	24	64	64
		6	20	20	48	48
		8	16	16	36	36
		12	_	12	_	36
		16	_	12	_	24

Table 30: Recommended Number of Simultaneously Switching Outputs per V<sub>CCO</sub>-GND Pair (Continued)

			Package Type				
			TQG	144	FTG256, FGG484,	FGG400, FGG676	
Signal (IOSTA	Standard NDARD)		Top, Bottom (Banks 0,2)	Left, Right (Banks 1,3)	Top, Bottom (Banks 0,2)	Left, Right (Banks 1,3)	
LVCMOS15	Slow	2	12	12	55	55	
		4	7	7	31	31	
		6	7	7	18	18	
		8	_	6	_	15	
		12	-	5	_	10	
	Fast	2	10	10	25	25	
		4	7	7	10	10	
		6	6	6	6	6	
		8	_	4	_	4	
		12	_	3	_	3	
	QuietIO	2	30	30	70	70	
		4	21	21	40	40	
		6	18	18	31	31	
		8	-	12	_	31	
		12	_	12	_	20	
LVCMOS12	Slow	2	17	17	40	40	
		4	-	13	_	25	
		6	-	10	_	18	
	Fast	2	12	9	31	31	
		4	_	9	_	13	
		6	-	9	_	9	
	QuietIO	2	36	36	55	55	
		4	-	33	_	36	
		6	_	27	_	36	
PCI33_3			9	9	16	16	
PCI66_3			-	9	_	13	
HSTL_I			_	11	_	20	
HSTL_III			-	7	-	8	
HSTL_I_18			13	13	17	17	
HSTL_II_18			_	5	_	5	
HSTL_III_18			8	8	10	8	
SSTL18_I			7	13	7	15	
SSTL18_II			_	9	_	9	
SSTL2_I			10	10	18	18	
SSTL2_II			_	6	_	9	
SSTL3_I			7	8	8	10	
SSTL3_II			5	6	6	7	
<u> </u>			I.		l .		



Table 30: Recommended Number of Simultaneously Switching Outputs per V<sub>CCO</sub>-GND Pair (Continued)

	Package Type					
	TQG	3144	FTG256, FGG484,			
Signal Standard (IOSTANDARD)	Top, Bottom (Banks 0,2)	Left, Right (Banks 1,3)	Top, Bottom (Banks 0,2)	Left, Right (Banks 1,3)		
Differential Standards (Nun	nber of I/	O <u>Pairs</u> (	or Chann	iels)		
LVDS_25	8	_	22	_		
LVDS_33	8	_	27	-		
BLVDS_25	1	1	4	4		
MINI_LVDS_25	8	_	22	-		
MINI_LVDS_33	8	_	27	-		
LVPECL_25		Input	Only			
LVPECL_33		Input	Only			
RSDS_25	8	_	22	_		
RSDS_33	8	_	27	-		
TMDS_33	8	_	27	1		
PPDS_25	8	_	22	1		
PPDS_33	8	_	27	1		
DIFF_HSTL_I	_	5	_	10		
DIFF_HSTL_III	_	3	_	4		
DIFF_HSTL_I_18	6	6	8	8		
DIFF_HSTL_II_18	_	2	_	2		
DIFF_HSTL_III_18	4	4	5	4		
DIFF_SSTL18_I	3	6	3	7		
DIFF_SSTL18_II	_	1	_	1		
DIFF_SSTL2_I	5	5	9	9		
DIFF_SSTL2_II	_	3	_	4		
DIFF_SSTL3_I	3	4	4	5		
DIFF_SSTL3_II	2	3	3	3		

- Not all I/O standards are supported on all I/O banks. The left and right banks (I/O banks 1 and 3) support higher output drive current than the top and bottom banks (I/O banks 0 and 2). Similarly, true differential output standards, such as LVDS, RSDS, PPDS, miniLVDS, and TMDS, are only supported in top or bottom banks (I/O banks 0 and 2). Refer to UG331: Spartan-3 Generation FPGA User Guide for additional information.
- The numbers in this table are recommendations that assume sound board lay out practice. Test limits are the V<sub>IL</sub>/V<sub>IH</sub> voltage limits for the respective I/O standard.
- If more than one signal standard is assigned to the I/Os of a given bank, refer to XAPP689: Managing Ground Bounce in Large FPGAs for information on how to perform weighted average SSO calculations.



## **Configurable Logic Block (CLB) Timing**

Table 31: CLB (SLICEM) Timing

			-5		4	
Symbol	Description	Min	Max	Min	Max	Units
Clock-to-Outpu	ut Times					
T <sub>CKO</sub>	When reading from the FFX (FFY) Flip-Flop, the time from the active transition at the CLK input to data appearing at the XQ (YQ) output	_	0.60	_	0.68	ns
Setup Times				1		11
T <sub>AS</sub>	Time from the setup of data at the F or G input to the active transition at the CLK input of the CLB	0.18	-	0.36	-	ns
T <sub>DICK</sub>	Time from the setup of data at the BX or BY input to the active transition at the CLK input of the CLB	1.58	-	1.88	-	ns
Hold Times						
T <sub>AH</sub>	Time from the active transition at the CLK input to the point where data is last held at the F or G input	0	_	0	-	ns
T <sub>CKDI</sub>	Time from the active transition at the CLK input to the point where data is last held at the BX or BY input	0	_	0	-	ns
Clock Timing					•	
T <sub>CH</sub>	The High pulse width of the CLB's CLK signal	0.63	-	0.75	_	ns
T <sub>CL</sub>	The Low pulse width of the CLK signal	0.63	-	0.75	-	ns
F <sub>TOG</sub>	Toggle frequency (for export control)	0	770	0	667	MHz
Propagation Ti	mes					
T <sub>ILO</sub>	The time it takes for data to travel from the CLB's F (G) input to the X (Y) output	-	0.62	-	0.71	ns
Set/Reset Puls	e Width		-		•	
T <sub>RPW_CLB</sub>	The minimum allowable pulse width, High or Low, to the CLB's SR input	1.33	_	1.61	-	ns

<sup>1.</sup> The numbers in this table are based on the operating conditions set forth in Table 8.



Table 32: CLB Distributed RAM Switching Characteristics

		-5		-	4	
Symbol	Description	Min	Max	Min	Max	Units
Clock-to-Output	Times					
T <sub>SHCKO</sub>	Time from the active edge at the CLK input to data appearing on the distributed RAM output	_	1.69	-	2.01	ns
Setup Times						
T <sub>DS</sub>	Setup time of data at the BX or BY input before the active transition at the CLK input of the distributed RAM	-0.07	-	-0.02	_	ns
T <sub>AS</sub>	Setup time of the F/G address inputs before the active transition at the CLK input of the distributed RAM	0.18	-	0.36	-	ns
T <sub>WS</sub>	Setup time of the write enable input before the active transition at the CLK input of the distributed RAM	0.30	-	0.59	_	ns
Hold Times						
T <sub>DH</sub>	Hold time of the BX and BY data inputs after the active transition at the CLK input of the distributed RAM	0.13	-	0.13	-	ns
$T_{AH,}T_{WH}$	Hold time of the F/G address inputs or the write enable input after the active transition at the CLK input of the distributed RAM	0.01	-	0.01	-	ns
Clock Pulse Wid	lth					
T <sub>WPH</sub> , T <sub>WPL</sub>	Minimum High or Low pulse width at CLK input	0.88	-	1.01	-	ns

## Table 33: CLB Shift Register Switching Characteristics

		-5		-	4		
Symbol	Description	Min	Max	Min	Max	Units	
Clock-to-Output	Times						
T <sub>REG</sub>	Time from the active edge at the CLK input to data appearing on the shift register output	_	4.11	-	4.82	ns	
Setup Times	Setup Times						
T <sub>SRLDS</sub>	Setup time of data at the BX or BY input before the active transition at the CLK input of the shift register	0.13	-	0.18	-	ns	
Hold Times							
T <sub>SRLDH</sub>	Hold time of the BX or BY data input after the active transition at the CLK input of the shift register	0.16	_	0.16	-	ns	
Clock Pulse Wid	Clock Pulse Width						
T <sub>WPH</sub> , T <sub>WPL</sub>	Minimum High or Low pulse width at CLK input	0.90	_	1.01	-	ns	



## **Clock Buffer/Multiplexer Switching Characteristics**

## Table 34: Clock Distribution Switching Characteristics

			Maximum		
			Speed	Grade	
Description	Symbol	Minimum	-5	-4	Units
Global clock buffer (BUFG, BUFGMUX, BUFGCE) I input to O-output delay	$T_{GIO}$	-	0.22	0.23	ns
Global clock multiplexer (BUFGMUX) select S-input setup to I0 and I1 inputs. Same as BUFGCE enable CE-input	T <sub>GSI</sub>	-	0.56	0.63	ns
Frequency of signals distributed on global buffers (all sides)	F <sub>BUFG</sub>	0	350	334	MHz



## 18 x 18 Embedded Multiplier Timing

Table 35: 18 x 18 Embedded Multiplier Timing

		Speed Grade				
		-	-5	-	4	
Symbol	Description	Min	Max	Min	Max	Units
Combinatoria	al Delay					
T <sub>MULT</sub>	Combinational multiplier propagation delay from the A and B inputs to the P outputs, assuming 18-bit inputs and a 36-bit product (AREG, BREG, and PREG registers unused)	_	4.36	-	4.88	ns
Clock-to-Out	put Times					
T <sub>MSCKP_P</sub>	Clock-to-output delay from the active transition of the CLK input to valid data appearing on the P outputs when using the PREG register <sup>(2,3)</sup>	-	0.84	-	1.30	ns
T <sub>MSCKP_A</sub> T <sub>MSCKP_B</sub>	Clock-to-output delay from the active transition of the CLK input to valid data appearing on the P outputs when using either the AREG or BREG register <sup>(2,4)</sup>	-	4.44	-	4.97	ns
<b>Setup Times</b>						
T <sub>MSDCK_P</sub>	Data setup time at the A or B input before the active transition at the CLK when using only the PREG output register (AREG, BREG registers unused) <sup>(3)</sup>	3.56	_	3.98	-	ns
T <sub>MSDCK_A</sub>	Data setup time at the A input before the active transition at the CLK when using the AREG input register <sup>(4)</sup>	0.00	-	0.00	-	ns
T <sub>MSDCK_B</sub>	Data setup time at the B input before the active transition at the CLK when using the BREG input register <sup>(4)</sup>	0.00	-	0.00	-	ns
Hold Times						1
T <sub>MSCKD_P</sub>	Data hold time at the A or B input after the active transition at the CLK when using only the PREG output register (AREG, BREG registers unused) <sup>(3)</sup>	0.00	_	0.00	_	ns
T <sub>MSCKD_A</sub>	Data hold time at the A input after the active transition at the CLK when using the AREG input register <sup>(4)</sup>	0.35	_	0.45	-	ns
T <sub>MSCKD_B</sub>	Data hold time at the B input after the active transition at the CLK when using the BREG input register <sup>(4)</sup>	0.35	_	0.45	-	ns
Clock Freque	ency			•		-
F <sub>MULT</sub>	Internal operating frequency for a two-stage 18x18 multiplier using the AREG and BREG input registers and the PREG output register <sup>(1)</sup>	0	280	0	250	MHz

- 1. Combinational delay is less and pipelined performance is higher when multiplying input data with less than 18 bits.
- 2. The PREG register is typically used in both single-stage and two-stage pipelined multiplier implementations.
- 3. The PREG register is typically used when inferring a single-stage multiplier.
- 4. Input registers AREG or BREG are typically used when inferring a two-stage multiplier.



## **Block RAM Timing**

Table 36: Block RAM Timing

Speed Gra						
			-5	-	4	
Symbol	Description	Min	Max	Min	Max	Units
Clock-to-Ou	tput Times					
T <sub>RCKO</sub>	When reading from block RAM, the delay from the active transition at the CLK input to data appearing at the DOUT output	-	2.06	-	2.49	ns
Setup Times	<b>S</b>		-			1
T <sub>RCCK_ADDR</sub>	Setup time for the ADDR inputs before the active transition at the CLK input of the block RAM	0.32	-	0.36	-	ns
T <sub>RDCK_DIB</sub>	Setup time for data at the DIN inputs before the active transition at the CLK input of the block RAM	0.28	_	0.31	-	ns
T <sub>RCCK_ENB</sub>	Setup time for the EN input before the active transition at the CLK input of the block RAM	0.69	_	0.77	_	ns
T <sub>RCCK_WEB</sub>	Setup time for the WE input before the active transition at the CLK input of the block RAM	1.12	_	1.26	_	ns
<b>Hold Times</b>						
T <sub>RCKC_ADDR</sub>	Hold time on the ADDR inputs after the active transition at the CLK input	0	_	0	_	ns
T <sub>RCKD_DIB</sub>	Hold time on the DIN inputs after the active transition at the CLK input	0	-	0	_	ns
T <sub>RCKC_ENB</sub>	Hold time on the EN input after the active transition at the CLK input	0	_	0	-	ns
T <sub>RCKC_WEB</sub>	Hold time on the WE input after the active transition at the CLK input	0	-	0	-	ns
Clock Timin	g		+	+	-	+
T <sub>BPWH</sub>	High pulse width of the CLK signal	1.56	-	1.79	-	ns
T <sub>BPWL</sub>	Low pulse width of the CLK signal	1.56	_	1.79	_	ns
Clock Frequ	ency			4		
F <sub>BRAM</sub>	Block RAM clock frequency	0	320	0	280	MHz

<sup>1.</sup> The numbers in this table are based on the operating conditions set forth in Table 8.



## **Digital Clock Manager (DCM) Timing**

For specification purposes, the DCM consists of three key components: the Delay-Locked Loop (DLL), the Digital Frequency Synthesizer (DFS), and the Phase Shifter (PS).

Aspects of DLL operation play a role in all DCM applications. All such applications inevitably use the CLKIN and the CLKFB inputs connected to either the CLK0 or the CLK2X feedback, respectively. Thus, specifications in the DLL tables (Table 37 and Table 38) apply to any application that only employs the DLL component. When the DFS and/or the PS components are used together with the DLL, then the specifications listed in the DFS and PS tables (Table 39 through Table 42) supersede any corresponding ones in the DLL tables. DLL specifications that do not

change with the addition of DFS or PS functions are presented in Table 37 and Table 38.

Period jitter and cycle-cycle jitter are two of many different ways of specifying clock jitter. Both specifications describe statistical variation from a mean value.

Period jitter is the worst-case deviation from the ideal clock period over a collection of millions of samples. In a histogram of period jitter, the mean value is the clock period.

Cycle-cycle jitter is the worst-case difference in clock period between adjacent clock cycles in the collection of clock periods sampled. In a histogram of cycle-cycle jitter, the mean value is zero.

## **Delay-Locked Loop (DLL)**

Table 37: Recommended Operating Conditions for the DLL

				Speed Grade					
				-	5	-4			
	Symbol	Descript	ion	Min	Max	Min	Max	Units	
Input Fr	equency Ranges								
F <sub>CLKIN</sub>	CLKIN_FREQ_DLL	Frequency of the CLKIN clo	equency of the CLKIN clock input		280(3)	5(2)	250(3)	MHz	
	nput Pulse Requirements								
CLKIN_F	PULSE	CLKIN pulse width as a	F <sub>CLKIN</sub> ≤ 150 MHz	40%	60%	40%	60%	-	
		percentage of the CLKIN period F <sub>CLKIN</sub> > 150 MHz	45%	55%	45%	55%	-		
Input Cl	ock Jitter Tolerance and	d Delay Path Variation <sup>(4)</sup>	-						
CLKIN_0	CYC_JITT_DLL_LF	Cycle-to-cycle jitter at the	F <sub>CLKIN</sub> ≤ 150 MHz	_	±300	_	±300	ps	
CLKIN_0	CYC_JITT_DLL_HF	CLKIN input	F <sub>CLKIN</sub> > 150 MHz	_	±150	_	±150	ps	
CLKIN_F	PER_JITT_DLL	Period jitter at the CLKIN inp	Period jitter at the CLKIN input		±1	_	±1	ns	
CLKFB_	DELAY_VAR_EXT	Allowable variation of off-chi the DCM output to the CLKF	llowable variation of off-chip feedback delay from e DCM output to the CLKFB input		±1	-	±1	ns	

- 1. DLL specifications apply when any of the DLL outputs (CLK0, CLK90, CLK180, CLK270, CLK2X, CLK2X180, or CLKDV) are in use.
- 2. The DFS, when operating independently of the DLL, supports lower FCLKIN frequencies. See Table 39.
- 3. To support double the maximum effective FCLKIN limit, set the CLKIN\_DIVIDE\_BY\_2 attribute to TRUE. This attribute divides the incoming clock period by two as it enters the DCM. The CLK2X output reproduces the clock frequency provided on the CLKIN input.
- 4. CLKIN input jitter beyond these limits might cause the DCM to lose lock.
- 5. The DCM specifications are guaranteed when both adjacent DCMs are locked.



Table 38: Switching Characteristics for the DLL

					Speed	Grade		
					-5		-4	
Symbol	Description	on	Device	Min	Max	Min	Max	Units
Output Frequency Ranges								
CLKOUT_FREQ_CLK0	Frequency for the CLK0 and CLK18	30 outputs	All	5	280	5	250	MHz
CLKOUT_FREQ_CLK90	Frequency for the CLK90 and CLK2	270 outputs		5	200	5	200	MHz
CLKOUT_FREQ_2X	Frequency for the CLK2X and CLK2	2X180 outputs		10	334	10	334	MHz
CLKOUT_FREQ_DV	Frequency for the CLKDV output			0.3125	186	0.3125	166	MHz
Output Clock Jitter <sup>(2,3,4)</sup>								
CLKOUT_PER_JITT_0	Period jitter at the CLK0 output		All	_	±100	_	±100	ps
CLKOUT_PER_JITT_90	Period jitter at the CLK90 output			_	±150	_	±150	ps
CLKOUT_PER_JITT_180	Period jitter at the CLK180 output			_	±150	_	±150	ps
CLKOUT_PER_JITT_270	Period jitter at the CLK270 output			_	±150	_	±150	ps
CLKOUT_PER_JITT_2X	Period jitter at the CLK2X and CLK2	2X180 outputs		_	±[0.5% of CLKIN period + 100]	-	±[0.5% of CLKIN period + 100]	ps
CLKOUT_PER_JITT_DV1	Period jitter at the CLKDV output wh division	nen performing integer		_	±150	-	±150	ps
CLKOUT_PER_JITT_DV2	Period jitter at the CLKDV output when performing non-integer division			_	±[0.5% of CLKIN period + 100]	-	±[0.5% of CLKIN period + 100]	ps
Duty Cycle <sup>(4)</sup>								
CLKOUT_DUTY_CYCLE_DLL	Duty cycle variation for the CLK0, CCLK2X, CLK2X180, and CLKDV ou BUFGMUX and clock tree duty-cycl	tputs, including the	All	-	±[1% of CLKIN period + 350]	-	±[1% of CLKIN period + 350]	ps
Phase Alignment <sup>(4)</sup>								
CLKIN_CLKFB_PHASE	Phase offset between the CLKIN ar	nd CLKFB inputs	All	_	±150	_	±150	ps
CLKOUT_PHASE_DLL	Phase offset between DLL outputs	CLK0 to CLK2X (not CLK2X180)		_	±[1% of CLKIN period + 100]	-	±[1% of CLKIN period + 100]	ps
		All others		_	±[1% of CLKIN period + 150]	-	±[1% of CLKIN period + 150]	ps
Lock Time	ı	ı	ı		1		1	1
LOCK_DLL(3)	When using the DLL alone: The	5 MHz ≤ F <sub>CLKIN</sub> ≤ 15 MHz	All	_	5	-	5	ms
	time from deassertion at the DCM's Reset input to the rising transition at its LOCKED output. When the DCM is locked, the CLKIN and CLKFB signals are in phase	F <sub>CLKIN</sub> > 15 MHz		_	600	_	600	μs
Delay Lines			•		•		•	
DCM_DELAY_STEP <sup>(5)</sup>	Finest delay resolution, average over	er all taps	All	15	35	15	35	ps

- The numbers in this table are based on the operating conditions set forth in Table 8 and Table 37.
- 3. 4.
- Indicates the maximum amount of output jitter that the DCM adds to the jitter on the CLKIN input. For optimal jitter tolerance and faster lock time, use the CLKIN\_PERIOD attribute.

  Some jitter and duty-cycle specifications include 1% of input clock period or 0.01 UI. For example, the data sheet specifies a maximum jitter of "±[1% of CLKIN period + 150]". Assume the CLKIN frequency is 100 MHz. The equivalent CLKIN period is 10 ns and 1% of 10 ns is 0.1 ns or 100 ps. According to the data sheet, the maximum jitter is ±[100 ps + 150 ps] = ±250 ps.

  The typical delay step size is 23 ps.



## **Digital Frequency Synthesizer (DFS)**

## Table 39: Recommended Operating Conditions for the DFS

				Grade			
			-;	5	-	4	
Symbol	Description	1	Min	Max	Min	Max	Units
Input Frequency Ranges <sup>(2)</sup>			•	•		•	
F <sub>CLKIN</sub> CLKIN_FREQ_FX	Frequency for the CLKIN input		0.200	333	0.200	333	MHz
Input Clock Jitter Tolerance <sup>(3)</sup>							
CLKIN_CYC_JITT_FX_LF	Cycle-to-cycle jitter at the CLKIN input, based on CLKFX output	F <sub>CLKFX</sub> ≤ 150 MHz	_	±300	_	±300	ps
CLKIN_CYC_JITT_FX_HF	frequency	F <sub>CLKFX</sub> > 150 MHz	_	±150	_	±150	ps
CLKIN_PER_JITT_FX	Period jitter at the CLKIN input		_	±1	_	±1	ns

- 1. DFS specifications apply when either of the DFS outputs (CLKFX or CLKFX180) are used.
- 2. If both DFS and DLL outputs are used on the same DCM, follow the more restrictive CLKIN\_FREQ\_DLL specifications in Table 37.
- 3. CLKIN input jitter beyond these limits may cause the DCM to lose lock.

Table 40: Switching Characteristics for the DFS

					Speed	Grade		
				-5		-4		
Symbol	Description		Device	Min	Max	Min	Max	Units
Output Frequency Ranges							•	
CLKOUT_FREQ_FX	Frequency for the CLKFX and CLKFX180 ou	ıtputs	All	5	350	5	320	MHz
Output Clock Jitter <sup>(2,3)</sup>				l .			l .	
CLKOUT_PER_JITT_FX	Period jitter at the CLKFX and CLKFX180		All	Тур	Max	Тур	Max	
	outputs.	CLKIN		Use the Spartan-3A Jitter Calculator:				
		≤ 20 MHz		www.xilinx.com/support/documentation/data_sheets/s3a_jitter_calc.zip				
				/data	_sneets/s3	sa_jitter_ca	alc.zip	
		CLKIN		±[1% of CLKFX	±[1% of CLKFX	±[1% of CLKFX	±[1% of CLKFX	ps
		> 20 MHz		period	period	period	period	
				+ 100]	+ 200]	+ 100]	+ 200]	
Duty Cycle <sup>(4,5)</sup>								
CLKOUT_DUTY_CYCLE_FX		Duty cycle precision for the CLKFX and CLKFX180 outputs, including the BUFGMUX and clock tree duty-cycle distortion		-	±[1% of CLKFX	_	±[1% of CLKFX	ps
					period + 350]		period + 350]	
Phase Alignment <sup>(5)</sup>			1					
CLKOUT_PHASE_FX	Phase offset between the DFS CLKFX output	ut and the DLL	All	_	±200	_	±200	ps
	CLK0 output when both the DFS and DLL ar	e used						
CLKOUT_PHASE_FX180	Phase offset between the DFS CLKFX180 o CLK0 output when both the DFS and DLL ar		All	_	±[1% of CLKFX	_	±[1% of CLKFX	ps
	OLINO GALPAR WHOM DOM THE DI G AND DEE AN	0 0000			period		period	
					+ 200]		+ 200]	



#### Table 40: Switching Characteristics for the DFS (Continued)

			Speed Grade					
				-	5	-	4	
Symbol	Description		Device	Min	Max	Min	Max	Units
Lock Time						•		
LOCK_FX <sup>(2)</sup>	The time from deassertion at the DCM's Reset input to the rising transition at its	5 MHz ≤ F <sub>CLKIN</sub> ≤ 15 MHz	All	_	5	_	5	ms
	LOCKED output. The DFS asserts LOCKED when the CLKFX and CLKFX180 signals are valid. If using both the DLL and the DFS, use the longer locking time.	F <sub>CLKIN</sub> > 15 MHz		-	450	_	450	μs

- 1. The numbers in this table are based on the operating conditions set forth in Table 8 and Table 39.
- 2. For optimal jitter tolerance and faster lock time, use the CLKIN\_PERIOD attribute.
- 3. Maximum output jitter is characterized within a reasonable noise environment (40 SSOs and 25% CLB switching) on an XC3S1400A FPGA. Output jitter strongly depends on the environment, including the number of SSOs, the output drive strength, CLB utilization, CLB switching activities, switching frequency, power supply and PCB design. The actual maximum output jitter depends on the system application.
- 4. The CLKFX and CLKFX180 outputs always have an approximate 50% duty cycle.
- 5. Some duty-cycle and alignment specifications include a percentage of the CLKFX output period. For example, the data sheet specifies a maximum CLKFX jitter of "±[1% of CLKFX period + 200]". Assume the CLKFX output frequency is 100 MHz. The equivalent CLKFX period is 10 ns and 1% of 10 ns is 0.1 ns or 100 ps. According to the data sheet, the maximum jitter is ±[100 ps + 200 ps] = ±300 ps.



## Phase Shifter (PS)

### Table 41: Recommended Operating Conditions for the PS in Variable Phase Mode

		Speed Grade							
		-5		-4					
Symbol	Description	Min	Max	Min	Max	Units			
Operating Frequency Ranges									
PSCLK_FREQ (F <sub>PSCLK</sub> )	Frequency for the PSCLK input	1	167	1	167	MHz			
Input Pulse Requ	Input Pulse Requirements								
PSCLK_PULSE	PSCLK pulse width as a percentage of the PSCLK period	40%	60%	40%	60%	-			

## Table 42: Switching Characteristics for the PS in Variable Phase Mode

Symbol	Description		Phase Shift Amount	Units
Phase Shifting Range				
MAX_STEPS <sup>(2)</sup>	Maximum allowed number of	CLKIN < 60 MHz	±[INTEGER(10 • (T <sub>CLKIN</sub> − 3 ns))]	steps
	DCM_DELAY_STEP steps for a given CLKIN clock period, where T = CLKIN clock period in ns. If using CLKIN_DIVIDE_BY_2 = TRUE, double the clock effective clock period.	CLKIN≥60 MHz	±[INTEGER(15 • (T <sub>CLKIN</sub> − 3 ns))]	
FINE_SHIFT_RANGE_MIN	Minimum guaranteed delay for variable	e phase shifting	±[MAX_STEPS ● DCM_DELAY_STEP_MIN]	ns
FINE_SHIFT_RANGE_MAX	Maximum guaranteed delay for variable	le phase shifting	±[MAX_STEPS • DCM_DELAY_STEP_MAX]	ns

- 1. The numbers in this table are based on the operating conditions set forth in Table 8 and Table 41.
- 2. The maximum variable phase shift range, MAX\_STEPS, is only valid when the DCM is has no initial fixed phase shifting, that is, the PHASE\_SHIFT attribute is set to 0.
- 3. The DCM\_DELAY\_STEP values are provided at the bottom of Table 38.



## **Miscellaneous DCM Timing**

Table 43: Miscellaneous DCM Timing

Symbol	Description	Min	Max	Units
DCM_RST_PW_MIN	Minimum duration of a RST pulse width	3	-	CLKIN cycles
DCM_RST_PW_MAX <sup>(2)</sup>	Maximum duration of a RST pulse width	N/A	N/A	seconds
		N/A	N/A	seconds
DCM_CONFIG_LAG_TIME <sup>(3)</sup> Maximum duration from V <sub>CCINT</sub> applied to FPGA configuration successfully completed (DONE pin goes High)		N/A	N/A	minutes
	configuration successfully completed (DONE pin goes High) and clocks applied to DCM DLL		N/A	minutes

#### Notes:

- This limit only applies to applications that use the DCM DLL outputs (CLK0, CLK90, CLK180, CLK270, CLK2X, CLK2X180, and CLKDV).
  The DCM DFS outputs (CLKFX, CLKFX180) are unaffected.
- This specification is equivalent to the Virtex<sup>™</sup>-4 DCM\_RESET specification. This specification does not apply for Spartan-3AN FPGAs.
- 3. This specification is equivalent to the Virtex-4 TCONFIG specification. This specification does not apply for Spartan-3AN FPGAs.

## **DNA Port Timing**

Table 44: DNA\_PORT Interface Timing

Symbol	Description	Min	Max	Units
T <sub>DNASSU</sub>	Setup time on SHIFT before the rising edge of CLK	1.0	-	ns
T <sub>DNASH</sub>	Hold time on SHIFT after the rising edge of CLK	0.5	-	ns
T <sub>DNADSU</sub>	Setup time on DIN before the rising edge of CLK	1.0	-	ns
T <sub>DNADH</sub>	Hold time on DIN after the rising edge of CLK	0.5	-	ns
T <sub>DNARSU</sub>	Setup time on READ before the rising edge of CLK	5.0	10,000	ns
T <sub>DNARH</sub>	Hold time on READ after the rising edge of CLK	0	-	ns
T <sub>DNADCKO</sub>	Clock-to-output delay on DOUT after rising edge of CLK	0.5	1.5	ns
T <sub>DNACLKF</sub>	CLK frequency	0	100	MHz
T <sub>DNACLKL</sub>	CLK High time	1.0	~	ns
T <sub>DNACLKH</sub>	CLK Low time	1.0	∞	ns

#### Notes:

## **Internal SPI Access Port Timing**

Table 45: SPI\_ACCESS Interface Timing

		Speed Grade				
		-	-5 -4			
Symbol	Description	Min	Max	Min	Max	Units
T <sub>SPICCK_MOSI</sub> (T <sub>MOSISU</sub> )	Setup time on MOSI before the active edge of CLK	4.47	_	5.0	_	ns
T <sub>SPICKC_MOSI</sub> (T <sub>MOSIH</sub> )	Hold time on MOSI after the active edge of CLK	4.03	-	4.5	-	ns
T <sub>CSB</sub>	CSB High time	50	-	50	-	ns
T <sub>SPICCK_CSB</sub> (T <sub>CSBSU</sub> )	Setup time on CSB before the active edge of CLK	7.15	-	8.0	-	ns
T <sub>SPICCK_CSB</sub> (T <sub>CSBH</sub> )	Hold time on CSB after the active edge of CLK	7.15	-	8.0	-	ns

<sup>1.</sup> The minimum READ pulse width is 5 ns, the maximum READ pulse width is 10  $\mu s$ .



Table 45: SPI\_ACCESS Interface Timing (Continued)

		Speed Grade				
		-5 -4				
Symbol	Description	Min	Max	Min	Max	Units
T <sub>SPICKO_MISO</sub> (T <sub>MISOCKO</sub> )	Clock-to-output delay on MISO after active edge of CLK	-	14.3	-	16.0	ns
F <sub>SPICLK</sub>	CLK frequency	_	50	_	50	MHz
F <sub>SPICAR1</sub>	CLK frequency for Continuous Array Read command	_	50	_	50	MHz
F <sub>SPICAR1</sub>	CLK frequency for Continuous Array Read command, reduced initial latency	-	33	_	33	MHz
T <sub>SPICLKL</sub>	CLK High time	_	∞	-	∞	ns
T <sub>SPICLKH</sub>	CLK Low time	6.8	∞	6.8	∞	ns

#### Notes:

- 1. The SPI\_ACCESS interface timing is supported in simulation in ISE 10.1 software.
- 2. For details on using SPI\_ACCESS and the In-System Flash memory, see <u>UG333</u> Spartan-3AN FPGA In-System Flash User Guide.

## In-System Flash (ISF) Memory Timing

Table 46: In-System Flash (ISF) Memory Operations

Symbol	Description	Device	Typical	Max	Units
T <sub>XFER</sub>	Page to Buffer transfer time	All	-	400	μS
T <sub>COMP</sub>	Page to Buffer compare time	All	_	400	μS
T <sub>PP</sub>	Page Programming time	XC3S50AN XC3S200AN XC3S400AN	2	4	ms
		XC3S700AN XC3S1400AN	3	6	ms
T <sub>PE</sub>	Page Erase time	XC3S50AN XC3S200AN XC3S400AN	13	32	ms
		XC3S700AN XC3S1400AN	15	35	ms
T <sub>PEP</sub>	Page Erase and Programming time	XC3S50AN XC3S200AN XC3S400AN XC3S700AN	14	35	ms
		XC3S1400AN	17	6 32 35 35 40 35 75 100 2.5	ms
T <sub>BE</sub>	Block Erase time	XC3S50AN	15	35	ms
		XC3S200AN XC3S400AN	30	75	ms
		XC3S700AN XC3S1400AN	45	100	ms
T <sub>SE</sub>	Sector Erase time	XC3S50AN	0.8	2.5	s
		XC3S200AN XC3S400AN XC3S700AN XC3S1400AN	1.6	5	S

#### Notes:

1. The SPI\_ACCESS interface timing is supported in simulation in ISE 10.1 software.



## **Suspend Mode Timing**




Figure 11: Suspend Mode Timing

Table 47: Suspend Mode Timing Parameters


Symbol	Description	Min	Тур	Max	Units
Entering Suspend Mo	ode				
T <sub>SUSPENDHIGH_AWAKE</sub>	Rising edge of SUSPEND pin to falling edge of AWAKE pin without glitch filter (suspend_filter:No)	_	7	-	ns
T <sub>SUSPENDFILTER</sub>	Adjustment to SUSPEND pin rising edge parameters when glitch filter enabled (suspend_filter: Yes)	+160	+300	+600	ns
T <sub>SUSPEND_GWE</sub>	Rising edge of SUSPEND pin until FPGA output pins drive their defined SUSPEND constraint behavior	ı	10	_	ns
T <sub>SUSPEND_GTS</sub>	Rising edge of SUSPEND pin to write-protect lock on all writable clocked elements	-	<5	-	ns
T <sub>SUSPEND_DISABLE</sub>	Rising edge of the SUSPEND pin to FPGA input pins and interconnect disabled	1	340	_	ns
Exiting Suspend Mod	e				
T <sub>SUSPENDLOW_AWAKE</sub>	Falling edge of the SUSPEND pin to rising edge of the AWAKE pin Does not include DCM lock time	_	4 to 108	-	μs
T <sub>SUSPEND_ENABLE</sub>	Falling edge of the SUSPEND pin to FPGA input pins and interconnect re-enabled	1	3.7 to 109	_	μs
T <sub>AWAKE_GWE1</sub>	Rising edge of the AWAKE pin until write-protect lock released on all writable clocked elements, using <b>sw_clk:InternalClock</b> and <b>sw_gwe_cycle:1</b>	-	67	-	ns
T <sub>AWAKE_GWE512</sub>	Rising edge of the AWAKE pin until write-protect lock released on all writable clocked elements, using <b>sw_clk:InternalClock</b> and <b>sw_gwe_cycle:512</b>	-	14	-	μs
T <sub>AWAKE_GTS1</sub>	Rising edge of the AWAKE pin until outputs return to the behavior described in the FPGA application, using <b>sw_clk:InternalClock</b> and <b>sw_gts_cycle:1</b>	ı	57	-	ns
T <sub>AWAKE_GTS512</sub>	Rising edge of the AWAKE pin until outputs return to the behavior described in the FPGA application, using <b>sw_clk:InternalClock</b> and <b>sw_gts_cycle:512</b>	-	14	_	μs

- 1. These parameters based on characterization.
- 2. For information on using the Spartan-3AN Suspend feature, see XAPP480: Using Suspend Mode in Spartan-3 Generation FPGAs.



## **Configuration and JTAG Timing**

#### **General Configuration Power-On/Reconfigure Timing**



#### Notes:

- When configuring from the In-System Flash, V<sub>CCAUX</sub> must be in the recommended operating range; on power-up make si V<sub>CCAUX</sub> reaches at least 3.0V before INIT\_B goes High to indicate the start of configuration. V<sub>CCINT</sub>, V<sub>CCAUX</sub>, and V<sub>CCO</sub> supplies to the FPGA can be applied in any order if this requirement is met.
- 2. The Low-going pulse on PROG\_B is optional after power-on but necessary for reconfiguration without a power cycle.
- 3. The rising edge of INIT B samples the voltage levels applied to the mode pins (M0 M2).

Figure 12: Waveforms for Power-On and the Beginning of Configuration

Table 48: Power-On Timing and the Beginning of Configuration

			All Spee	d Grades	
Symbol	Description	Device	Min	Max	Units
T <sub>POR</sub> <sup>(2)</sup>	The time from the application of $V_{CCINT}$ , $V_{CCAUX}$ , and $V_{CCO}$ Bank 2 supply voltage ramps (whichever occurs last) to the rising transition of the INIT_B pin	All	-	18	ms
T <sub>PROG</sub>	The width of the low-going pulse on the PROG_B pin	All	0.5	-	μs
T <sub>PL</sub> <sup>(2)</sup>	The time from the rising edge of the PROG_B pin to the	XC3S50AN	-	0.5	ms
	rising transition on the ĬNIT_B pin	XC3S200AN	-	0.5	ms
		XC3S400AN	-	1	ms
		XC3S700AN	-	2	ms
		XC3S1400AN	-	2	ms
T <sub>INIT</sub>	Minimum Low pulse width on INIT_B output	All	250	-	ns
T <sub>ICCK</sub> <sup>(3)</sup>	The time from the rising edge of the INIT_B pin to the generation of the configuration clock signal at the CCLK output pin	All	0.5	4	μs

- The numbers in this table are based on the operating conditions set forth in Table 8. This means power must be applied to all V<sub>CCINT</sub>, V<sub>CCO</sub>, and V<sub>CCALIX</sub> lines.
- 2. Power-on reset and the clearing of configuration memory occurs during this period.
- 3. This specification applies only to the Master Serial, SPI, and BPI modes.
- 4. For details on configuration, see UG332 Spartan-3 Generation Configuration User Guide.



## **Configuration Clock (CCLK) Characteristics**

Table 49: Master Mode CCLK Output Period by ConfigRate Option Setting

Symbol	Description	ConfigRate Setting	Temperature Range	Minimum	Maximum	Units
<b>-</b>	CCLK clock period by	1	Commercial	1,254	2,500	ns
T <sub>CCLK1</sub>	ConfigRate setting	(power-on value)	Industrial	1,180	2,500	ns
т		3	Commercial	413	833	ns
T <sub>CCLK3</sub>		3	Industrial	390	033	ns
т		6	Commercial	207	417	ns
T <sub>CCLK6</sub>		O	Industrial	195	417	ns
т		7	Commercial	178	357	ns
T <sub>CCLK7</sub>		,	Industrial	168	357	ns
т		8	Commercial	156	313	ns
T <sub>CCLK8</sub>		0	Industrial	147	313	ns
т		10	Commercial	123	250	ns
T <sub>CCLK10</sub>		10	Industrial	116	230	ns
т		12	Commercial	103	208	ns
T <sub>CCLK12</sub>		12	Industrial	97	200	ns
т		13	Commercial	93	192	ns
T <sub>CCLK13</sub>		15	Industrial	88		ns
T <sub>CCLK17</sub>		17	Commercial	72	147	ns
'CCLK17		17	Industrial	68	147	ns
T <sub>CCLK22</sub>		22	Commercial	54	114	ns
CCLK22		22	Industrial	51	114	ns
T <sub>CCLK25</sub>		25	Commercial	47	100	ns
CCLK25		25	Industrial	45	100	ns
T <sub>CCLK27</sub>		27	Commercial	44	93	ns
CCLK27		21	Industrial	42	33	ns
Taguras		33	Commercial	36	76	ns
T <sub>CCLK33</sub>		33	Industrial	34	70	ns
T <sub>CCLK44</sub>		44	Commercial	26	57	ns
CCLK44		77	Industrial	25		ns
T <sub>CCLK50</sub>		50	Commercial	22	50	ns
CCLK50		50	Industrial	21	30	ns
T <sub>CCLK100</sub>		100	Commercial	11.2	25	ns
CCLK100		100	Industrial	10.6	25	ns

<sup>1.</sup> Set the *ConfigRate* option value when generating a configuration bitstream.



Table 50: Master Mode CCLK Output Frequency by ConfigRate Option Setting

Symbol	Description	ConfigRate Setting	Temperature Range	Minimum	Maximum	Units
Г	Equivalent CCLK clock frequency	1	Commercial	0.400	0.797	MHz
F <sub>CCLK1</sub>	by <b>ConfigRate</b> setting	(power-on value)	Industrial	0.400	0.847	MHz
_		3	Commercial	4.00	2.42	MHz
F <sub>CCLK3</sub>		3	Industrial	1.20	2.57	MHz
Г		6	Commercial	2.40	4.83	MHz
F <sub>CCLK6</sub>		O	Industrial	2.40	5.13	MHz
Е		7	Commercial	2.80	5.61	MHz
F <sub>CCLK7</sub>		,	Industrial	2.00	5.96	MHz
Е		8	Commercial	3.20	6.41	MHz
F <sub>CCLK8</sub>		0	Industrial	3.20	6.81	MHz
Е		10	Commercial	4.00	8.12	MHz
F <sub>CCLK10</sub>		10	Industrial	4.00	8.63	MHz
Е		12	Commercial	4.80	9.70	MHz
F <sub>CCLK12</sub>		12	Industrial	4.00	10.31	MHz
Е		13	Commercial	5.20	10.69	MHz
F <sub>CCLK13</sub>		13	Industrial	3.20	11.37	MHz
F	-	17	Commercial	6.80	13.74	MHz
F <sub>CCLK17</sub>			Industrial		14.61	MHz
F <sub>CCLK22</sub>		22	Commercial	8.80	18.44	MHz
CCLK22		22	Industrial	0.00	19.61	MHz
F		25	Commercial	10.00	20.90	MHz
F <sub>CCLK25</sub>		23	Industrial	10.00	22.23	MHz
F <sub>CCLK27</sub>		27	Commercial	10.80	22.39	MHz
CCLK27		21	Industrial	10.00	23.81	MHz
F <sub>CCLK33</sub>		33	Commercial	13.20	27.48	MHz
CCLK33		33	Industrial	13.20	29.23	MHz
F		44	Commercial	17.60	37.60	MHz
F <sub>CCLK44</sub>		<del></del>	Industrial	17.00	40.00	MHz
Foots		50	Commercial	20.00	44.80	MHz
F <sub>CCLK50</sub>		50	Industrial	20.00	47.66	MHz
Foots		100	Commercial	40.00	88.68	MHz
F <sub>CCLK100</sub>		100	Industrial	40.00	94.34	MHz

## Table 51: Master Mode CCLK Output Minimum Low and High Time

				ConfigRate Setting															
Symbol	Descrip	otion	1	3	6	7	8	10	12	13	17	22	25	27	33	44	50	100	Units
_	Master Mode	Commercial	595	196	98.3	84.5	74.1	58.4	48.9	44.1	34.2	25.6	22.3	20.9	17.1	12.3	10.4	5.3	ns
T <sub>MCCL</sub> ,	CCLK Minimum Low and High Time	Industrial	560	185	92.6	79.8	69.8	55.0	46.0	41.8	32.3	24.2	21.4	20.0	16.2	11.9	10.0	5.0	ns

## Table 52: Slave Mode CCLK Input Low and High Time

Symbol	Description	Min	Max	Units
T <sub>SCCL,</sub> T <sub>SCCH</sub>	CCLK Low and High time	5	∞	ns



## **Master Serial and Slave Serial Mode Timing**




Figure 13: Waveforms for Master Serial and Slave Serial Configuration


Table 53: Timing for the Master Serial and Slave Serial Configuration Modes

			Slave/	All Spee	d Grades		
Symbol	Descri	ption	Master	Min	Max	Units	
Clock-to-O	utput Times						
T <sub>CCO</sub>	The time from the falling transition on to DOUT pin	he CCLK pin to data appearing at the	Both	1.5	10	ns	
Setup Time	es						
T <sub>DCC</sub>	The time from the setup of data at the CCLK pin	Both	7	_	ns		
Hold Times	s			1			
T <sub>CCD</sub>	The time from the rising transition at the	e CCLK pin to the point when data is	Master	0		ns	
	last held at the DIN pin		Slave	1.0	_		
Clock Timi	ng				'		
T <sub>CCH</sub>	High pulse width at the CCLK input pi	n	Master	S	ee Table 51		
			Slave	See Table 52			
T <sub>CCL</sub>	Low pulse width at the CCLK input pir	1	Master	S	ee Table 51		
				See Table 52			
F <sub>CCSER</sub>	Frequency of the clock signal at the	No bitstream compression	Slave	0	100	MHz	
	CCLK input pin	With bitstream compression		0	100	MHz	

- 1. The numbers in this table are based on the operating conditions set forth in Table 8.
- 2. For serial configuration with a daisy-chain of multiple FPGAs, the maximum limit is 25 MHz.



#### **Slave Parallel Mode Timing**



#### Notes:

- It is possible to abort configuration by pulling CSI\_B Low in a given CCLK cycle, then switching RDWR\_B Low or High in any subsequent
  cycle for which CSI\_B remains Low. The RDWR\_B pin asynchronously controls the driver impedance of the D0 D7 bus. When RDWR\_B
  switches High, be careful to avoid contention on the D0 D7 bus.
- To pause configuration, pause CCLK instead of de-asserting CSI\_B. See <u>UG332</u> Chapter 7 section "Non-Continuous SelectMAP Data Loading" for more details.

Figure 14: Waveforms for Slave Parallel Configuration

Table 54: Timing for the Slave Parallel Configuration Mode

			All Spee		
Symbol		Description	Min	Max	Units
Setup Times					
T <sub>SMDCC</sub>	The time from the setup of data	a at the D0-D7 pins to the rising transition at the CCLK pin	7	-	ns
T <sub>SMCSCC</sub>	Setup time on the CSI_B pin b	pefore the rising transition at the CCLK pin	7	-	ns
T <sub>SMCCW</sub> <sup>(2)</sup>	Setup time on the RDWR_B p	in before the rising transition at the CCLK pin	15	-	ns
<b>Hold Times</b>					Ш
T <sub>SMCCD</sub>	The time from the rising transition at the CCLK pin to the point when data is last held at the D0-D7 pins		1.0	-	ns
T <sub>SMCCCS</sub>	The time from the rising transit held at the CSO_B pin	tion at the CCLK pin to the point when a logic level is last	0	-	ns
T <sub>SMWCC</sub>	The time from the rising transit held at the RDWR_B pin	tion at the CCLK pin to the point when a logic level is last	0	-	ns
<b>Clock Timing</b>					
T <sub>CCH</sub>	The High pulse width at the Co	CLK input pin	5	-	ns
T <sub>CCL</sub>	The Low pulse width at the CO	The Low pulse width at the CCLK input pin		-	ns
F <sub>CCPAR</sub>	Frequency of the clock signal	No bitstream compression	0	80	MHz
	at the CCLK input pin	With bitstream compression	0	80	MHz

- 1. The numbers in this table are based on the operating conditions set forth in Table 8.
- 2. Some Xilinx documents refer to Parallel modes as "SelectMAP" modes.



## **External Serial Peripheral Interface (SPI) Configuration Timing**




Figure 15: Waveforms for External Serial Peripheral Interface (SPI) Configuration

Table 55: Timing for External Serial Peripheral Interface (SPI) Configuration Mode

Symbol	Description	Minimum	Maximum	Units	
T <sub>CCLK1</sub>	Initial CCLK clock period	See Table 49			
T <sub>CCLK</sub> n	CCLK clock period after FPGA loads <i>ConfigRate</i> bitstream option setting	See Table 49			
T <sub>MINIT</sub>	Setup time on VS[2:0] variant-select pins and M[2:0] mode pins before the rising edge of INIT_B	50	-	ns	
T <sub>INITM</sub>	Hold time on VS[2:0] variant-select pins and M[2:0] mode pins after the rising edge of INIT_B	0 –			
T <sub>CCO</sub>	MOSI output valid delay after CCLK falling clock edge		See Table 53		
T <sub>DCC</sub>	Setup time on the DIN data input before CCLK rising clock edge	See Table 53			
T <sub>CCD</sub>	Hold time on the DIN data input after CCLK rising clock edge	See Table 53			



Table 56: Configuration Timing Requirements for Attached SPI Serial Flash

Symbol	Description	Requirement	Units
T <sub>CCS</sub>	SPI serial Flash PROM chip-select time	$T_{CCS} \leq T_{MCCL1} - T_{CCO}$	ns
T <sub>DSU</sub>	SPI serial Flash PROM data input setup time	$T_{DSU} \leq T_{MCCL1} - T_{CCO}$	ns
T <sub>DH</sub>	SPI serial Flash PROM data input hold time	T <sub>DH</sub> ≤ T <sub>MCCH1</sub>	ns
T <sub>V</sub>	SPI serial Flash PROM data clock-to-output time	$T_V \leq T_{MCCLn} - T_{DCC}$	ns
f <sub>C</sub> or f <sub>R</sub>	Maximum SPI serial Flash PROM clock frequency (also depends on specific read command used)	$f_C \ge \frac{1}{T_{CCLKn(min)}}$	MHz

- These requirements are for successful FPGA configuration in SPI mode, where the FPGA generates the CCLK signal. The
  post-configuration timing can be different to support the specific needs of the application loaded into the FPGA.
- 2. Subtract additional printed circuit board routing delay as required by the application.



## Byte Peripheral Interface (BPI) Configuration Timing




Figure 16: Waveforms for Byte-wide Peripheral Interface (BPI) Configuration

Table 57: Timing for Byte-wide Peripheral Interface (BPI) Configuration Mode

Symbol	Description	Minimum	Maximum	Units
T <sub>CCLK1</sub>	Initial CCLK clock period	See Table 49		
T <sub>CCLKn</sub>	CCLK clock period after FPGA loads ConfigRate setting	See Table 49		
T <sub>MINIT</sub>	Setup time on M[2:0] mode pins before the rising edge of INIT_B	50	-	ns
T <sub>INITM</sub>	Hold time on M[2:0] mode pins after the rising edge of INIT_B	0	_	ns
T <sub>INITADDR</sub>	Minimum period of initial A[25:0] address cycle; LDC[2:0] and HDC are asserted and valid	5	T <sub>CCLK1</sub> cycles	
T <sub>CCO</sub>	Address A[25:0] outputs valid after CCLK falling edge	See Table 53		
T <sub>DCC</sub>	Setup time on D[7:0] data inputs before CCLK rising edge	See T <sub>SMDCC</sub> in Table 54		
T <sub>CCD</sub>	Hold time on D[7:0] data inputs after CCLK rising edge	0	_	ns



## Table 58: Configuration Timing Requirements for Attached Parallel NOR Flash

Symbol	Description	Requirement	Units
T <sub>CE</sub> (t <sub>ELQV</sub> )	Parallel NOR Flash PROM chip-select time	T <sub>CE</sub> ≤ T <sub>INITADDR</sub>	ns
T <sub>OE</sub> (t <sub>GLQV</sub> )	Parallel NOR Flash PROM output-enable time	$T_{OE} \leq T_{INITADDR}$	ns
T <sub>ACC</sub> (t <sub>AVQV</sub> )	Parallel NOR Flash PROM read access time	$T_{ACC} \le T_{CCLKn(min)} - T_{CCO} - T_{DCC} - PCB$	ns
T <sub>BYTE</sub> (t <sub>FLQV</sub> , t <sub>FHQV</sub> )	For x8/x16 PROMs only: BYTE# to output valid time <sup>(3)</sup>	$T_{BYTE} \leq T_{INITADDR}$	ns

- These requirements are for successful FPGA configuration in BPI mode, where the FPGA generates the CCLK signal. The
  post-configuration timing can be different to support the specific needs of the application loaded into the FPGA.
- 2. Subtract additional printed circuit board routing delay as required by the application.
- 3. The initial BYTE# timing can be extended using an external, appropriately sized pull-down resistor on the FPGA's LDC2 pin. The resistor value also depends on whether the FPGA's PUDC\_B pin is High or Low.



## IEEE 1149.1/1553 JTAG Test Access Port Timing




Figure 17: JTAG Waveforms

Table 59: Timing for the JTAG Test Access Port

				Speed ades	
Symbol		Description	Min	Max	Units
Clock-to-	Output Times				
T <sub>TCKTDO</sub>	The time from the falling transition on t	the TCK pin to data appearing at the TDO pin	1.0	11.0	ns
Setup Tir	nes		1		
T <sub>TDITCK</sub>	The time from the setup of data at the	All devices and functions except those shown below	7.0	_	ns
	TDI pin to the rising transition at the TCK pin	Boundary-Scan commands (INTEST, EXTEST, SAMPLE) on XC3S700AN and XC3S1400AN FPGAs	11.0		
T <sub>TMSTCK</sub>	The time from the setup of a logic leve	I at the TMS pin to the rising transition at the TCK pin	7.0	_	ns
Hold Tim	es		I		
T <sub>TCKTDI</sub>	The time from the rising transition at	All functions except those shown below	0	_	ns
	the TCK pin to the point when data is last held at the TDI pin	Configuration commands (CFG_IN, ISC_PROGRAM)	2.0	_	
T <sub>TCKTMS</sub>	The time from the rising transition at the TCK pin to the point when a logic level is last held at the TMS pin		0	-	ns
Clock Tin	ning			•	1
T <sub>CCH</sub>	The High pulse width at the TCK pin	All functions except ISC_DNA command	5	-	ns
T <sub>CCL</sub>	The Low pulse width at the TCK pin		5	-	ns
T <sub>CCHDNA</sub>	The High pulse width at the TCK pin	During ISC_DNA command	10	10,000	ns
T <sub>CCLDNA</sub>	The Low pulse width at the TCK pin		10	10,000	ns
F <sub>TCK</sub>	Frequency of the TCK signal	All operations on XC3S50AN, XC3S200AN, and XC3S400AN FPGAs and for BYPASS or HIGHZ instructions on all FPGAs	0	33	MHz
		All operations on XC3S700AN and XC3S1400AN FPGAs, except for BYPASS or HIGHZ instructions		20	

- 1. The numbers in this table are based on the operating conditions set forth in Table 8.
- 2. For details on JTAG see Chapter 9 "JTAG Configuration Mode and Boundary-Scan" in UG332 Spartan-3 Generation Configuration User Guide.



## **Revision History**

The following table shows the revision history for this document.

Date	Version	Revision
02/26/07	1.0	Initial release.
08/16/07	2.0	Updated for Production release of initial device (XC3S200AN). Timing specifications updated for v1.38 speed files. DC specifications updated with production values. Other changes throughout.
08/31/07	2.0.1	Updated for Production release of XC3S1400AN. Improved t <sub>PEP</sub> for XC3S700AN in Table 46.
09/12/07	2.0.2	Updated for Production release of XC3S700AN.
09/24/07	2.1	Updated for Production release of XC3S400AN. Updated Software Version Requirements to note that Production speed files are available as of Service Pack 3. Removed PCIX IOSTANDARD due to limited PCIX interface support. Added note that SPI_ACCESS (In-System Flash) is not currently supported in simulation.
12/12/07	3.0	Updated to Production status with Production release of final family member, XC3S50AN. Noted that SPI_ACCESS simulation will be supported in ISE 10.1 software. Removed DNA_RETENTION limit of 10 years in Table 15 since number of Read cycles is the only unique limit. Updated Setup, Hold, and Propagation Times for the IOB Input Path to show values by device in Table 21 and Table 23. Increased SSO recommendation for SSTL18_II in Table 30. Updated Figure 16 and Table 57 to show BPI data synchronous to CCLK rising edge. Updated links.
06/02/08	3.1	Improved V <sub>CCAUXT</sub> and V <sub>CCO2T</sub> POR minimum in Table 5 and updated V <sub>CCO</sub> POR levels in Figure 12. Clarified power sequencing in Note 1 of Table 5, Table 6, and Figure 12. Added V <sub>IN</sub> to Recommended Operating Conditions in Table 8 and added reference to XAPP459, "Eliminating I/O Coupling Effects when Interfacing Large-Swing Single-Ended Signals to User I/O Pins." Reduced typical I <sub>CCINTQ</sub> and I <sub>CCAUXQ</sub> quiescent current values by 12%-58% in Table 10. Noted latest speed file v1.39 in ISE 10.1 software in Table 17. Added reference to Sample Window in Table 22. Changed Internal SPI interface max frequency to 50 MHz and updated other Internal SPI timing parameters to match names and values from speed file in Table 45. Restored Units column to Table 47. Updated CCLK output maximum period in Table 49 to match minimum frequency in Table 50. Added references to User Guides.





# Spartan-3AN FPGA Family: Pinout Descriptions

DS557-4 (v3.1) June 2, 2008

**Product Specification** 

## Introduction

This section describes how the various pins on a Spartan®-3AN FPGA connect within the supported component packages, and provides device-specific thermal characteristics. For general information on the pin functions and the package characteristics, see the Packaging section of UG331:

 UG331: Spartan-3 Generation FPGA User Guide <a href="http://www.xilinx.com/support/documentation/user\_guides/ug331.pdf">http://www.xilinx.com/support/documentation/user\_guides/ug331.pdf</a>

Spartan-3AN FPGAs are available in Pb-free, RoHS packages, indicated by a "G" in the middle of the package code. Leaded (non-Pb-free) packages may be available for selected devices, with the same pin-out and without the "G"

in the ordering code; contact Xilinx sales for more information. The Pb-free package code may be selected in the software for the non-Pb-free packages since the pinouts are identical.

## **Pin Types**

Most pins on a Spartan-3AN FPGA are general-purpose, user-defined I/O pins. There are, however, up to 12 different functional types of pins on Spartan-3AN FPGA packages, as outlined in Table 60. In the package footprint drawings that follow, the individual pins are color-coded according to pin type as in the table.

Table 60: Types of Pins on Spartan-3AN FPGAs

Type / Color Code	Description	Pin Name(s) in Type
I/O	Unrestricted, general-purpose user-I/O pin. Most pins can be paired together to form differential I/Os.	IO_# IO_Lxxy_#
INPUT	Unrestricted, general-purpose input-only pin. This pin does not have an output structure.	IP_# IP_Lxxy_#
DUAL	Dual-purpose pin used in some configuration modes during the configuration process and then usually available as a user I/O after configuration. If the pin is not used during configuration, this pin behaves as an I/O-type pin. See <a href="UG332">UG332</a> : Spartan-3 Generation Configuration User Guide for additional information on these signals.	M[2:0] PUDC_B CCLK MOSI/CSI_B D[7:1] D0/DIN DOUT CSO_B RDWR_B INIT_B A[25:0] VS[2:0] LDC[2:0] HDC
VREF	Dual-purpose pin that is either a user-I/O pin or Input-only pin, or, along with all other VREF pins in the same bank, provides a reference voltage input for certain I/O standards. If used for a reference voltage within a bank, all VREF pins within the bank must be connected.	IP/VREF_# IP_Lxx_#/VREF_# IO/VREF_# IO_Lxx_#/VREF_#
CLK	Either a user-I/O pin or an input to a specific clock buffer driver. Most packages have 16 global clock inputs that optionally clock the entire device. The exception is the TQ144 package). The RHCLK inputs optionally clock the right half of the device. The LHCLK inputs optionally clock the left half of the device. See the Using Global Clock Resources chapter in UG331: Spartan-3 Generation FPGA User Guide for additional information on these signals.	IO_Lxx_#/GCLK[15:0], IO_Lxx_#/LHCLK[7:0], IO_Lxx_#/RHCLK[7:0]
CONFIG	Dedicated configuration pin, two per device. Not available as a user-I/O pin. Every package has two dedicated configuration pins. These pins are powered by VCCAUX. See the UG332: Spartan-3 Generation Configuration User Guide for additional information on the DONE and PROG_B signals.	DONE, PROG_B

© 2007-2008 Xilinx, Inc. All rights reserved. XILINX, the Xilinx logo, and other designated brands included herein are trademarks of Xilinx, Inc. All other trademarks are the property of their respective owners.



Table 60: Types of Pins on Spartan-3AN FPGAs (Continued)

Type / Color Code	Description	Pin Name(s) in Type
PWR MGMT	Control and status pins for the power-saving Suspend mode. SUSPEND is a dedicated pin. AWAKE is a Dual-Purpose pin. Unless Suspend mode is enabled in the application, AWAKE is available as a user-I/O pin.	SUSPEND, AWAKE
JTAG	Dedicated JTAG pin - 4 per device. Not available as a user-I/O pin. Every package has four dedicated JTAG pins. These pins are powered by VCCAUX.	TDI, TMS, TCK, TDO
GND	Dedicated ground pin. The number of GND pins depends on the package used. All must be connected.	GND
VCCAUX	Dedicated auxiliary power supply pin. The number of VCCAUX pins depends on the package used. The In-System Flash memory is powered by VCCAUX. All must be connected to +3.3V.	VCCAUX
VCCINT	Dedicated internal core logic power supply pin. The number of VCCINT pins depends on the package used. All must be connected to +1.2V.	VCCINT
VCCO	Along with all the other VCCO pins in the same bank, this pin supplies power to the output buffers within the I/O bank and sets the input threshold voltage for some I/O standards. All must be connected.	VCCO_#
N.C.	This package pin is not connected in this specific device/package combination.	N.C.

#### Notes:

1. # = I/O bank number, an integer between 0 and 3.

## Package Pins by Type

Each package has three separate voltage supply inputs—VCCINT, VCCAUX, and VCCO—and a common ground return, GND. The numbers of pins dedicated to these functions vary by package, as shown in Table 61.

Table 61: Power and Ground Supply Pins by Package

Package	VCCINT	VCCAUX	VCCO	GND
TQG144	4	4	8	13
FTG256	6	4	16	28
FGG400	9	8	22	43
FGG484	15	10	24	53
FGG676	23	14	36	77

A majority of package pins are user-defined I/O or input pins. However, the numbers and characteristics of these I/Os depend on the device type and the package in which it

is available, as shown in Table 62. The table shows the maximum number of single-ended I/O pins available, assuming that all I/O-, INPUT-, DUAL-, VREF-, and CLK-type pins are used as general-purpose I/O. AWAKE is counted here as a Dual-Purpose I/O pin. Likewise, the table shows the maximum number of differential pin-pairs available on the package. Finally, the table shows how the total maximum user-I/Os are distributed by pin type, including the number of unconnected—N.C.—pins on the device.

Not all I/O standards are supported on all I/O banks. The left and right banks (I/O banks 1 and 3) support higher output drive current than the top and bottom banks (I/O banks 0 and 2). Similarly, true differential output standards, such as LVDS, RSDS, PPDS, miniLVDS, and TMDS, are only supported in the top or bottom banks (I/O banks 0 and 2). Inputs are unrestricted. For more details, see the "Using I/O Resources" chapter in UG331.

Table 62: Maximum User I/O by Package

		Maximum User I/Os	Maximum	Maximum	All Possible I/Os by Type					
Device	Package	and Input-Only	Input- Only	Differential Pairs	I/O	INPUT	DUAL	VREF	CLK	N.C.
XC3S50AN	TQG144	108	7	50	42	2	26	8	30	0
XC3S200AN	FTG256	195	35	90	69	21	52	21	32	0
XC3S400AN	FGG400	311	63	142	155	46	52	26	32	0
XC3S700AN	FGG484	372	84	165	194	61	52	33	32	3
XC3S1400AN	FGG676	502	94	227	313	67	52	38	32	17

#### Notes:

1. Some VREFs are on INPUT pins. See pinout tables for details.



Electronic versions of the package pinout tables and footprints are available for download from the Xilinx website:

http://www.xilinx.com/support/documentation/data\_sheets/s3a\_pin.zip

Using a spreadsheet program, the data can be sorted and reformatted according to any specific needs. Similarly, the ASCII-text file is easily parsed by most scripting programs.

## **Package Overview**

Table 63 shows the five low-cost, space-saving production package styles for the Spartan-3AN family.

Table 63: Spartan-3AN Family Package Options

Package	Leads	Туре	Maximum I/O	Lead Pitch (mm)	Footprint Area (mm)	Height (mm)	Mass <sup>(1)</sup> (g)
TQG144	144	Thin Quad Flat Pack (TQFP)	108	0.5	22 x 22	1.60	1.4
FTG256	256	Fine-pitch Thin Ball Grid Array (FBGA)	195	1.0	17 x 17	1.55	0.9
FGG400	400	Fine-pitch Ball Grid Array (FBGA)	311	1.0	21 x 21	2.43	2.2
FGG484	484	Fine-pitch Ball Grid Array (FBGA)	372	1.0	23 x 23	2.60	2.2
FGG676	676	Fine-pitch Ball Grid Array (FBGA)	502	1.0	27 x 27	2.60	3.4

#### Notes:

Package mass is ±10%.

Each package style is available in an environmentally friendly lead-free (Pb-free) option. The Pb-free packages include an extra 'G' in the package style name. For example, the standard "CS484" package becomes "CSG484" when ordered as the Pb-free option. Leaded (non-Pb-free) packages may be available for selected devices, with the same pin-out and without the "G" in the ordering code; contact Xilinx sales for more information. The mechanical dimensions of the standard and Pb-free packages are similar, as shown in the mechanical drawings provided in Table 64.

For additional package information, see <u>UG112</u>: *Device Package User Guide*.

## **Mechanical Drawings**

Detailed mechanical drawings for each package type are available from the Xilinx web site at the specified location in Table 64.

Material Declaration Data Sheets (MDDS) are also available on the Xilinx web site for each package.

Table 64: Xilinx Package Documentation

	•	
Package	Drawing	MDDS
TQG144	Package Drawing	PK126_TQG144
FTG256	Package Drawing	PK115_FTG256
FGG400	Package Drawing	PK108_FGG400
FGG484	Package Drawing	PK110_FGG484
FGG676	Package Drawing	PK111_FGG676



## **Package Thermal Characteristics**

The power dissipated by an FPGA application has implications on package selection and system design. The power consumed by a Spartan-3AN FPGA is reported using either the XPower Power Estimator or the XPower Analyzer calculator integrated in the Xilinx ISE® development software. Table 65 provides the thermal characteristics for the various Spartan-3AN FPGA packages. This information is also available using the Thermal Query tool at: (http://www.xilinx.com/cgi-bin/thermal/thermal.pl).

The junction-to-case thermal resistance  $(\theta_{JC})$  indicates the difference between the temperature measured on the package body (case) and the junction temperature per watt of power consumption. The junction-to-board  $(\theta_{JB})$  value similarly reports the difference between the board and junction temperature. The junction-to-ambient  $(\theta_{JA})$  value reports the temperature difference between the ambient environment and the junction temperature. The  $\theta_{JA}$  value is reported at different air velocities, measured in linear feet per minute (LFM). The "Still Air (0 LFM)" column shows the  $\theta_{JA}$  value in a system without a fan. The thermal resistance drops with increasing air flow.

Table 65: Spartan-3AN FPGA Package Thermal Characteristics

Package	Device	Junction-to-Case	Junction-to-	Junction-to-Ambient ( $\theta_{JA}$ ) at Different Air Flows			Units	
rackage	Device	(θ <sub>JC</sub> )	Board (θ <sub>JB</sub> )	Still Air (0 LFM)	250 LFM	500 LFM	750 LFM	Units
TQG144	XC3S50AN	13.4	32.8	38.9	32.8	32.5	31.7	°C/Watt
FTG256	XC3S200AN	7.4	23.3	29.0	23.8	23.0	22.3	°C/Watt
FGG400	XC3S400AN	6.2	12.9	22.5	16.7	15.6	15.0	°C/Watt
FGG484	XC3S700AN	5.3	11.5	19.4	15.0	13.9	13.4	°C/Watt
FGG676	XC3S1400AN	4.3	10.9	17.7	13.7	12.6	12.1	°C/Watt

#### Notes:

Thermal characteristics are similar for leaded (non-Pb-free) packages.



## TQG144: 144-lead Thin Quad Flat Package

The XC3S50AN is available in the 144-lead thin quad flat package, TQG144.

Table 66 lists all the package pins. They are sorted by bank number and then by pin name. Pins that form a differential I/O pair appear together in the table. The table also shows the pin number for each pin and the pin type, as defined earlier.

The XC3S50AN does not support the address output pins for the Byte-wide Peripheral Interface (BPI) configuration mode.

An electronic version of this package pinout table and footprint diagram is available for download from the Xilinx website at

www.xilinx.com/support/documentation/data\_sheets/s3a\_pin.zip.

#### **Pinout Table**

Table 66: Spartan-3AN TQG144 Pinout

Bank	Pin Name	Pin	Type
0	IO_0	P142	I/O
0	IO_L01N_0	P111	I/O
0	IO_L01P_0	P110	I/O
0	IO_L02N_0	P113	I/O
0	IO_L02P_0/VREF_0	P112	VREF
0	IO_L03N_0	P117	I/O
0	IO_L03P_0	P115	I/O
0	IO_L04N_0	P116	I/O
0	IO_L04P_0	P114	I/O
0	IO_L05N_0	P121	I/O
0	IO_L05P_0	P120	I/O
0	IO_L06N_0/GCLK5	P126	GCLK
0	IO_L06P_0/GCLK4	P124	GCLK
0	IO_L07N_0/GCLK7	P127	GCLK
0	IO_L07P_0/GCLK6	P125	GCLK
0	IO_L08N_0/GCLK9	P131	GCLK
0	IO_L08P_0/GCLK8	P129	GCLK
0	IO_L09N_0/GCLK11	P132	GCLK
0	IO_L09P_0/GCLK10	P130	GCLK
0	IO_L10N_0	P135	I/O
0	IO_L10P_0	P134	I/O
0	IO_L11N_0	P139	I/O
0	IO_L11P_0	P138	I/O
0	IO_L12N_0/PUDC_B	P143	DUAL
0	IO_L12P_0/VREF_0	P141	VREF
0	IP_0	P140	INPUT

Table 66: Spartan-3AN TQG144 Pinout (Continued)

Bank	Pin Name	Pin	Туре
0	IP_0/VREF_0	P123	VREF
0	VCCO_0	P119	VCCO
0	VCCO_0	P136	VCCO
1	IO_1	P79	I/O
1	IO_L01N_1/LDC2	P78	DUAL
1	IO_L01P_1/HDC	P76	DUAL
1	IO_L02N_1/LDC0	P77	DUAL
1	IO_L02P_1/LDC1	P75	DUAL
1	IO_L03N_1	P84	I/O
1	IO_L03P_1	P82	I/O
1	IO_L04N_1/RHCLK1	P85	RHCLK
1	IO_L04P_1/RHCLK0	P83	RHCLK
1	IO_L05N_1/TRDY1/RHCLK3	P88	RHCLK
1	IO_L05P_1/RHCLK2	P87	RHCLK
1	IO_L06N_1/RHCLK5	P92	RHCLK
1	IO_L06P_1/RHCLK4	P90	RHCLK
1	IO_L07N_1/RHCLK7	P93	RHCLK
1	IO_L07P_1/IRDY1/RHCLK6	P91	RHCLK
1	IO_L08N_1	P98	I/O
1	IO_L08P_1	P96	I/O
1	IO_L09N_1	P101	I/O
1	IO_L09P_1	P99	I/O
1	IO_L10N_1	P104	I/O
1	IO_L10P_1	P102	I/O
1	IO_L11N_1	P105	I/O
1	IO_L11P_1	P103	I/O
1	IP_1/VREF_1	P80	VREF
1	IP_1/VREF_1	P97	VREF
1	SUSPEND	P74	PWR MGMT
1	VCCO_1	P86	VCCO
1	VCCO_1	P95	VCCO
2	IO_2/MOSI/CSI_B	P62	DUAL
2	IO_L01N_2/M0	P38	DUAL
2	IO_L01P_2/M1	P37	DUAL
2	IO_L02N_2/CSO_B	P41	DUAL
2	IO_L02P_2/M2	P39	DUAL
2	IO_L03N_2/VS1	P44	DUAL
2	IO_L03P_2/RDWR_B	P42	DUAL
2	IO_L04N_2/VS0	P45	DUAL
2	IO_L04P_2/VS2	P43	DUAL



Table 66: Spartan-3AN TQG144 Pinout (Continued)

Bank	Pin Name	Pin	Туре
2	IO_L05N_2/D7	P48	DUAL
2	IO_L05P_2	P46	I/O
2	IO_L06N_2/D6	P49	DUAL
2	IO_L06P_2	P47	I/O
2	IO_L07N_2/D4	P51	DUAL
2	IO_L07P_2/D5	P50	DUAL
2	IO_L08N_2/GCLK15	P55	GCLK
2	IO_L08P_2/GCLK14	P54	GCLK
2	IO_L09N_2/GCLK1	P59	GCLK
2	IO_L09P_2/GCLK0	P57	GCLK
2	IO_L10N_2/GCLK3	P60	GCLK
2	IO_L10P_2/GCLK2	P58	GCLK
2	IO_L11N_2/DOUT	P64	DUAL
2	IO_L11P_2/AWAKE	P63	PWR MGMT
2	IO_L12N_2/D3	P68	DUAL
2	IO_L12P_2/INIT_B	P67	DUAL
2	IO_L13N_2/D0/DIN/MISO	P71	DUAL
2	IO_L13P_2/D2	P69	DUAL
2	IO_L14N_2/CCLK	P72	DUAL
2	IO_L14P_2/D1	P70	DUAL
2	IP_2/VREF_2	P53	VREF
2	VCCO_2	P40	VCCO
2	VCCO_2	P61	VCCO
3	IO_L01N_3	P6	I/O
3	IO_L01P_3	P4	I/O
3	IO_L02N_3	P5	I/O
3	IO_L02P_3	P3	I/O
3	IO_L03N_3	P8	I/O
3	IO_L03P_3	P7	I/O
3	IO_L04N_3/VREF_3	P11	VREF
3	IO_L04P_3	P10	I/O
3	IO_L05N_3/LHCLK1	P13	LHCLK
3	IO_L05P_3/LHCLK0	P12	LHCLK
3	IO_L06N_3/IRDY2/LHCLK3	P16	LHCLK
3	IO_L06P_3/LHCLK2	P15	LHCLK
3	IO_L07N_3/LHCLK5	P20	LHCLK
3	IO_L07P_3/LHCLK4	P18	LHCLK
3	IO_L08N_3/LHCLK7	P21	LHCLK
3	IO_L08P_3/TRDY2/LHCLK6	P19	LHCLK
3	IO_L09N_3	P25	I/O
3	IO_L09P_3	P24	I/O

Table 66: Spartan-3AN TQG144 Pinout (Continued)

Bank	Pin Name	Pin	Туре
3	IO_L10N_3	P29	I/O
3	IO_L10P_3	P27	I/O
3	IO_L11N_3	P30	I/O
3	IO_L11P_3	P28	I/O
3	IO_L12N_3	P32	I/O
3	IO_L12P_3	P31	I/O
3	IP_L13N_3/VREF_3	P35	VREF
3	IP_L13P_3	P33	INPUT
3	VCCO_3	P14	VCCO
3	VCCO_3	P23	VCCO
GND	GND	P9	GND
GND	GND	P17	GND
GND	GND	P26	GND
GND	GND	P34	GND
GND	GND	P56	GND
GND	GND	P65	GND
GND	GND	P81	GND
GND	GND	P89	GND
GND	GND	P100	GND
GND	GND	P106	GND
GND	GND	P118	GND
GND	GND	P128	GND
GND	GND	P137	GND
VCCAUX	DONE	P73	CONFIG
VCCAUX	PROG_B	P144	CONFIG
VCCAUX	TCK	P109	JTAG
VCCAUX	TDI	P2	JTAG
VCCAUX	TDO	P107	JTAG
VCCAUX	TMS	P1	JTAG
VCCAUX	VCCAUX	P36	VCCAUX
VCCAUX	VCCAUX	P66	VCCAUX
VCCAUX	VCCAUX	P108	VCCAUX
VCCAUX	VCCAUX	P133	VCCAUX
VCCINT	VCCINT	P22	VCCINT
VCCINT	VCCINT	P52	VCCINT
VCCINT	VCCINT	P94	VCCINT
VCCINT	VCCINT	P122	VCCINT



Table 67 indicates how the 108 available user-I/O pins are distributed between the four I/O banks on the TQG144 package. The AWAKE pin is counted as a Dual-Purpose I/O.

Table 67: User I/Os Per Bank for the XC3S50AN in the TQG144 Package

Package	I/O Bank	Maximum I/O	All Possible I/O Pins by Type				
Package I/O Bank Edge	waximum i/O	I/O	INPUT	DUAL	VREF	CLK	
Тор	0	27	14	1	1	3	8
Right	1	25	11	0	4	2	8
Bottom	2	30	2	0	21	1	6
Left	3	26	15	1	0	2	8
TOTAL		108	42	2	26	8	30

#### **Footprint Migration Differences**

The XC3S50AN FPGA is the only Spartan-3AN device offered in the TQG144 package.

The XC3S50AN FPGA is pin compatible with the Spartan-3A XC3S50A FPGA in the TQ(G)144 package, although the Spartan-3A FPGA requires an external configuration source.



#### **TQG144 Footprint**

Note pin 1 indicator in top-left corner and logo orientation.





Figure 18: XC3S50AN FPGA in TQG144 Package Footprint (top view)





### FTG256: 256-ball Fine-pitch, Thin Ball Grid Array

The 256-ball fine-pitch, thin ball grid array package, FTG256, supports the XC3S200AN FPGAs.

Table 68 lists all the package pins. They are sorted by bank number and then by pin name of the largest device. Pins that form a differential I/O pair appear together in the table. The table also shows the pin number for each pin and the pin type, as defined earlier.

Figure 19 shows the footprint for the XC3S200AN.

An electronic version of this package pinout table and footprint diagram is available for download from the Xilinx website at

www.xilinx.com/support/documentation/data\_sheets/s3a\_pin.zip.

Table 68: Spartan-3AN FTG256 Pinout

Bank	Pin Name	FT256 Ball	Туре
0	IO_L01N_0	C13	I/O
0	IO_L01P_0	D13	I/O
0	IO_L02N_0	B14	I/O
0	IO_L02P_0/VREF_0	B15	VREF
0	IO_L03N_0	D11	I/O
0	IO_L03P_0	C12	I/O
0	IO_L04N_0	A13	I/O
0	IO_L04P_0	A14	I/O
0	IO_L05N_0	A12	I/O
0	IO_L05P_0	B12	I/O
0	IO_L06N_0/VREF_0	E10	VREF
0	IO_L06P_0	D10	I/O
0	IO_L07N_0	A11	I/O
0	IO_L07P_0	C11	I/O
0	IO_L08N_0	A10	I/O
0	IO_L08P_0	B10	I/O
0	IO_L09N_0/GCLK5	D9	GCLK
0	IO_L09P_0/GCLK4	C10	GCLK
0	IO_L10N_0/GCLK7	A9	GCLK
0	IO_L10P_0/GCLK6	C9	GCLK
0	IO_L11N_0/GCLK9	D8	GCLK
0	IO_L11P_0/GCLK8	C8	GCLK
0	IO_L12N_0/GCLK11	B8	GCLK
0	IO_L12P_0/GCLK10	A8	GCLK
0	IO_L13N_0	C7	I/O
0	IO_L13P_0	A7	I/O
0	IO_L14N_0/VREF_0	E7	VREF
0	IO_L14P_0	F8	I/O
0	IO_L15N_0	B6	I/O

Table 68: Spartan-3AN FTG256 Pinout (Continued)

Bank	Pin Name	FT256 Ball	Туре
0	IO_L15P_0	A6	I/O
0	IO_L16N_0	C6	I/O
0	IO_L16P_0	D7	I/O
0	IO_L17N_0	C5	I/O
0	IO_L17P_0	A5	I/O
0	IO_L18N_0	B4	I/O
0	IO_L18P_0	A4	I/O
0	IO_L19N_0	В3	I/O
0	IO_L19P_0	А3	I/O
0	IO_L20N_0/PUDC_B	D5	DUAL
0	IO_L20P_0/VREF_0	C4	VREF
0	IP_0	D6	INPUT
0	IP_0	D12	INPUT
0	IP_0	E6	INPUT
0	IP_0	F7	INPUT
0	IP_0	F9	INPUT
0	IP_0	F10	INPUT
0	IP_0/VREF_0	E9	VREF
0	VCCO_0	B5	VCCO
0	VCCO_0	B9	VCCO
0	VCCO_0	B13	VCCO
0	VCCO_0	E8	VCCO
1	IO_L01N_1/LDC2	N14	DUAL
1	IO_L01P_1/HDC	N13	DUAL
1	IO_L02N_1/LDC0	P15	DUAL
1	IO_L02P_1/LDC1	R15	DUAL
1	IO_L03N_1/A1	N16	DUAL
1	IO_L03P_1/A0	P16	DUAL
1	IO_L05N_1/VREF_1	M14	VREF
1	IO_L05P_1	M13	I/O
1	IO_L06N_1/A3	K13	DUAL
1	IO_L06P_1/A2	L13	DUAL
1	IO_L07N_1/A5	M16	DUAL
1	IO_L07P_1/A4	M15	DUAL
1	IO_L08N_1/A7	L16	DUAL
1	IO_L08P_1/A6	L14	DUAL
1	IO_L10N_1/A9	J13	DUAL
1	IO_L10P_1/A8	J12	DUAL
1	IO_L11N_1/RHCLK1	K14	RHCLK
1	IO_L11P_1/RHCLK0	K15	RHCLK
1	IO_L12N_1/TRDY1/RHCLK3	J16	RHCLK
1	IO_L12P_1/RHCLK2	K16	RHCLK
1	IO_L14N_1/RHCLK5	H14	RHCLK



Table 68: Spartan-3AN FTG256 Pinout (Continued)

Bank	Pin Name	FT256 Ball	Туре
1	IO_L14P_1/RHCLK4	J14	RHCLK
1	IO_L15N_1/RHCLK7	H16	RHCLK
1	IO_L15P_1/IRDY1/RHCLK6	H15	RHCLK
1	IO_L16N_1/A11	F16	DUAL
1	IO_L16P_1/A10	G16	DUAL
1	IO_L17N_1/A13	G14	DUAL
1	IO_L17P_1/A12	H13	DUAL
1	IO_L18N_1/A15	F15	DUAL
1	IO_L18P_1/A14	E16	DUAL
1	IO_L19N_1/A17	F14	DUAL
1	IO_L19P_1/A16	G13	DUAL
1	IO_L20N_1/A19	F13	DUAL
1	IO_L20P_1/A18	E14	DUAL
1	IO_L22N_1/A21	D15	DUAL
1	IO_L22P_1/A20	D16	DUAL
1	IO_L23N_1/A23	D14	DUAL
1	IO_L23P_1/A22	E13	DUAL
1	IO_L24N_1/A25	C15	DUAL
1	IO_L24P_1/A24	C16	DUAL
1	IP_L04N_1/VREF_1	K12	VREF
1	IP_L04P_1	K11	INPUT
1	IP_L09N_1	J11	INPUT
1	IP_L09P_1/VREF_1	J10	VREF
1	IP_L13N_1	H11	INPUT
1	IP_L13P_1	H10	INPUT
1	IP_L21N_1	G11	INPUT
1	IP_L21P_1/VREF_1	G12	VREF
1	IP_L25N_1	F11	INPUT
1	IP_L25P_1/VREF_1	F12	VREF
1	SUSPEND	R16	PWR MGMT
1	VCCO_1	E15	VCCO
1	VCCO_1	H12	VCCO
1	VCCO_1	J15	VCCO
1	VCCO_1	N15	VCCO
2	IO_L01N_2/M0	P4	DUAL
2	IO_L01P_2/M1	N4	DUAL
2	IO_L02N_2/CSO_B	T2	DUAL
2	IO_L02P_2/M2	R2	DUAL
2	IO_L03N_2/VS2	Т3	DUAL
2	IO_L03P_2/RDWR_B	R3	DUAL
2	IO_L04N_2/VS0	P5	DUAL
2	IO_L04P_2/VS1	N6	DUAL
2	IO_L05N_2	R5	I/O

Table 68: Spartan-3AN FTG256 Pinout (Continued)

Bank	Pin Name	FT256 Ball	Туре
2	IO_L05P_2	T4	I/O
2	IO_L06N_2/D6	T6	DUAL
2	IO_L06P_2/D7	T5	DUAL
2	IO_L07N_2	P6	I/O
2	IO_L07P_2	N7	I/O
2	IO_L08N_2/D4	N8	DUAL
2	IO_L08P_2/D5	P7	DUAL
2	IO_L09N_2/GCLK13	T7	GCLK
2	IO_L09P_2/GCLK12	R7	GCLK
2	IO_L10N_2/GCLK15	T8	GCLK
2	IO_L10P_2/GCLK14	P8	GCLK
2	IO_L11N_2/GCLK1	P9	GCLK
2	IO_L11P_2/GCLK0	N9	GCLK
2	IO_L12N_2/GCLK3	T9	GCLK
2	IO_L12P_2/GCLK2	R9	GCLK
2	IO_L13N_2	M10	I/O
2	IO_L13P_2	N10	I/O
2	IO_L14N_2/MOSI/CSI_B	P10	DUAL
2	IO_L14P_2	T10	I/O
2	IO_L15N_2/DOUT	R11	DUAL
2	IO_L15P_2/ AWAKE	T11	PWR MGMT
2	IO_L16N_2	N11	I/O
2	IO_L16P_2	P11	I/O
2	IO_L17N_2/D3	P12	DUAL
2	IO_L17P_2/INIT_B	T12	DUAL
2	IO_L18N_2/D1	R13	DUAL
2	IO_L18P_2/D2	T13	DUAL
2	IO_L19N_2	P13	I/O
2	IO_L19P_2	N12	I/O
2	IO_L20N_2/CCLK	R14	DUAL
2	IO_L20P_2/D0/DIN/MISO	T14	DUAL
2	IP_2	L7	INPUT
2	IP_2	L8	INPUT
2	IP_2/VREF_2	L9	VREF
2	IP_2/VREF_2	L10	VREF
2	IP_2/VREF_2	M7	VREF
2	IP_2/VREF_2	M8	VREF
2	IP_2/VREF_2	M11	VREF
2	IP_2/VREF_2	N5	VREF
2	VCCO_2	M9	VCCO
2	VCCO_2	R4	VCCO
2	VCCO_2	R8	VCCO
2	VCCO_2	R12	VCCO



Table 68: Spartan-3AN FTG256 Pinout (Continued)

Bank	Pin Name	FT256 Ball	Туре
3	IO_L01N_3	C1	I/O
3	IO_L01P_3	C2	I/O
3	IO_L02N_3	D3	I/O
3	IO_L02P_3	D4	I/O
3	IO_L03N_3	E1	I/O
3	IO_L03P_3	D1	I/O
3	IO_L05N_3	E2	I/O
3	IO_L05P_3	E3	I/O
3	IO_L07N_3	G4	I/O
3	IO_L07P_3	F3	I/O
3	IO_L08N_3/VREF_3	G1	VREF
3	IO_L08P_3	F1	I/O
3	IO_L09N_3	H4	I/O
3	IO_L09P_3	G3	I/O
3	IO_L10N_3	H5	I/O
3	IO_L10P_3	H6	I/O
3	IO_L11N_3/LHCLK1	H1	LHCLK
3	IO_L11P_3/LHCLK0	G2	LHCLK
3	IO_L12N_3/IRDY2/LHCLK3	J3	LHCLK
3	IO_L12P_3/LHCLK2	НЗ	LHCLK
3	IO_L14N_3/LHCLK5	J1	LHCLK
3	IO_L14P_3/LHCLK4	J2	LHCLK
3	IO_L15N_3/LHCLK7	K1	LHCLK
3	IO_L15P_3/TRDY2/LHCLK6	K3	LHCLK
3	IO_L16N_3	L2	I/O
3	IO_L16P_3/VREF_3	L1	VREF
3	IO_L17N_3	J6	I/O
3	IO_L17P_3	J4	I/O
3	IO_L18N_3	L3	I/O
3	IO_L18P_3	K4	I/O
3	IO_L19N_3	L4	I/O
3	IO_L19P_3	МЗ	I/O
3	IO_L20N_3	N1	I/O
3	IO_L20P_3	M1	I/O
3	IO_L22N_3	P1	I/O
3	IO_L22P_3	N2	I/O
3	IO_L23N_3	P2	I/O
3	IO_L23P_3	R1	I/O
3	IO_L24N_3	M4	I/O
3	IO_L24P_3	N3	I/O
3	IP_L04N_3/VREF_3	F4	VREF
3	IP_L04P_3	E4	INPUT
3	IP_L06N_3/VREF_3	G5	VREF
3	IP_L06P_3	G6	INPUT

Table 68: Spartan-3AN FTG256 Pinout (Continued)

	FT256				
Bank	Pin Name	Ball	Туре		
3	IP_L13N_3	J7	INPUT		
3	IP_L13P_3	H7	INPUT		
3	IP_L21N_3	K6	INPUT		
3	IP_L21P_3	K5	INPUT		
3	IP_L25N_3/VREF_3	L6	VREF		
3	IP_L25P_3	L5	INPUT		
3	VCCO_3	D2	VCCO		
3	VCCO_3	H2	VCCO		
3	VCCO_3	J5	VCCO		
3	VCCO_3	M2	VCCO		
GND	GND	A1	GND		
GND	GND	A16	GND		
GND	GND	В7	GND		
GND	GND	B11	GND		
GND	GND	C3	GND		
GND	GND	C14	GND		
GND	GND	E5	GND		
GND	GND	E12	GND		
GND	GND	F2	GND		
GND	GND	F6	GND		
GND	GND	G8	GND		
GND	GND	G10	GND		
GND	GND	G15	GND		
GND	GND	H9	GND		
GND	GND	J8	GND		
GND	GND	K2	GND		
GND	GND	K7	GND		
GND	GND	K9	GND		
GND	GND	L11	GND		
GND	GND	L15	GND		
GND	GND	M5	GND		
GND	GND	M12	GND		
GND	GND	P3	GND		
GND	GND	P14	GND		
GND	GND	R6	GND		
GND	GND	R10	GND		
GND	GND	T1	GND		
GND	GND	T16	GND		
VCCAUX		T15	CONFIG		
VCCAUX	PROG_B	A2	CONFIG		
VCCAUX	TCK	A15	JTAG		
VCCAUX	TDI	B1	JTAG		
VCCAUX		B16	JTAG		
VCCAUX	TMS	B2	JTAG		



Table 68: Spartan-3AN FTG256 Pinout (Continued)

Bank	Pin Name	FT256 Ball	Туре
VCCAUX	VCCAUX	E11	VCCAUX
VCCAUX	VCCAUX	F5	VCCAUX
VCCAUX	VCCAUX	L12	VCCAUX
VCCAUX	VCCAUX	M6	VCCAUX
VCCINT	VCCINT	G7	VCCINT
VCCINT	VCCINT	G9	VCCINT
VCCINT	VCCINT	H8	VCCINT
VCCINT	VCCINT	J9	VCCINT
VCCINT	VCCINT	K8	VCCINT
VCCINT	VCCINT	K10	VCCINT

Table 69 indicates how the available user-I/O pins are distributed between the four I/O banks on the FTG256 package. The AWAKE pin is counted as a Dual-Purpose I/O.

Table 69: User I/Os Per Bank on XC3S200AN in the FTG256 Package

Package	I/O Bank	Maximum I/O	All Possible I/O Pins by Type				
Package Edge	I/O Balik	Waxiiiiuiii i/O	I/O	INPUT	DUAL	VREF	<b>CLK</b> 8
Тор	0	47	27	6	1	5	8
Right	1	50	1	6	30	5	8
Bottom	2	48	11	2	21	6	8
Left	3	50	30	7	0	5	8
TOTAL		195	69	21	52	21	32

#### **Footprint Migration Differences**

The XC3S200AN FPGA is the only Spartan-3AN device offered in the FTG256 package.

The XC3S200AN FPGA is pin compatible with the Spartan-3A XC3S200A FPGA in the FT(G)256 package, although the Spartan-3A FPGA requires an external configuration source.



#### FTG256 Footprint (XC3S200AN)





Figure 19: XC3S200AN FPGA in FTG256 Package Footprint (top view)





### FGG400: 400-ball Fine-pitch Ball Grid Array

The 400-ball fine-pitch ball grid array, FGG400, supports the XC3S400AN FPGA as shown in Table 70 and Figure 20.

Table 70 lists all the FGG400 package pins. They are sorted by bank number and then by pin name. Pairs of pins that form a differential I/O pair appear together in the table. The table also shows the pin number for each pin and the pin type, as defined earlier.

An electronic version of this package pinout table and footprint diagram is available for download from the Xilinx website at

www.xilinx.com/support/documentation/data\_sheets/s3a\_pin.zip.

Table 70: Spartan-3AN FGG400 Pinout

Bank	Pin Name	FG400 Ball	Туре
0	IO_L01N_0	A18	I/O
0	IO_L01P_0	B18	I/O
0	IO_L02N_0	C17	I/O
0	IO_L02P_0/VREF_0	D17	VREF
0	IO_L03N_0	E15	I/O
0	IO_L03P_0	D16	I/O
0	IO_L04N_0	A17	I/O
0	IO_L04P_0/VREF_0	B17	VREF
0	IO_L05N_0	A16	I/O
0	IO_L05P_0	C16	I/O
0	IO_L06N_0	C15	I/O
0	IO_L06P_0	D15	I/O
0	IO_L07N_0	A14	I/O
0	IO_L07P_0	C14	I/O
0	IO_L08N_0	A15	I/O
0	IO_L08P_0	B15	I/O
0	IO_L09N_0	F13	I/O
0	IO_L09P_0	E13	I/O
0	IO_L10N_0/VREF_0	C13	VREF
0	IO_L10P_0	D14	I/O
0	IO_L11N_0	C12	I/O
0	IO_L11P_0	B13	I/O
0	IO_L12N_0	F12	I/O
0	IO_L12P_0	D12	I/O
0	IO_L13N_0	A12	I/O
0	IO_L13P_0	B12	I/O
0	IO_L14N_0	C11	I/O

Table 70: Spartan-3AN FGG400 Pinout (Continued)

Bank	Pin Name	FG400 Ball	Туре
0	IO_L14P_0	B11	I/O
0	IO_L15N_0/GCLK5	E11	GCLK
0	IO_L15P_0/GCLK4	D11	GCLK
0	IO_L16N_0/GCLK7	C10	GCLK
0	IO_L16P_0/GCLK6	A10	GCLK
0	IO_L17N_0/GCLK9	E10	GCLK
0	IO_L17P_0/GCLK8	D10	GCLK
0	IO_L18N_0/GCLK11	A8	GCLK
0	IO_L18P_0/GCLK10	A9	GCLK
0	IO_L19N_0	C9	I/O
0	IO_L19P_0	В9	I/O
0	IO_L20N_0	C8	I/O
0	IO_L20P_0	B8	I/O
0	IO_L21N_0	D8	I/O
0	IO_L21P_0	C7	I/O
0	IO_L22N_0/VREF_0	F9	VREF
0	IO_L22P_0	E9	I/O
0	IO_L23N_0	F8	I/O
0	IO_L23P_0	E8	I/O
0	IO_L24N_0	A7	I/O
0	IO_L24P_0	B7	I/O
0	IO_L25N_0	C6	I/O
0	IO_L25P_0	A6	I/O
0	IO_L26N_0	B5	I/O
0	IO_L26P_0	A5	I/O
0	IO_L27N_0	F7	I/O
0	IO_L27P_0	E7	I/O
0	IO_L28N_0	D6	I/O
0	IO_L28P_0	C5	I/O
0	IO_L29N_0	C4	I/O
0	IO_L29P_0	A4	I/O
0	IO_L30N_0	В3	I/O
0	IO_L30P_0	А3	I/O
0	IO_L31N_0	F6	I/O
0	IO_L31P_0	E6	I/O
0	IO_L32N_0/PUDC_B	B2	DUAL
0	IO_L32P_0/VREF_0	A2	VREF
0	IP_0	E14	INPUT



Table 70: Spartan-3AN FGG400 Pinout (Continued)

Bank	Pin Name	FG400 Ball	Туре
0	IP_0	F11	INPUT
0	IP_0	F14	INPUT
0	IP_0	G8	INPUT
0	IP_0	G9	INPUT
0	IP_0	G10	INPUT
0	IP_0	G12	INPUT
0	IP_0	G13	INPUT
0	IP_0	H9	INPUT
0	IP_0	H10	INPUT
0	IP_0	H11	INPUT
0	IP_0	H12	INPUT
0	IP_0/VREF_0	G11	VREF
0	VCCO_0	B4	VCCO
0	VCCO_0	B10	VCCO
0	VCCO_0	B16	VCCO
0	VCCO_0	D7	VCCO
0	VCCO_0	D13	VCCO
0	VCCO_0	F10	VCCO
1	IO_L01N_1/LDC2	V20	DUAL
1	IO_L01P_1/HDC	W20	DUAL
1	IO_L02N_1/LDC0	U18	DUAL
1	IO_L02P_1/LDC1	V19	DUAL
1	IO_L03N_1/A1	R16	DUAL
1	IO_L03P_1/A0	T17	DUAL
1	IO_L05N_1	T20	I/O
1	IO_L05P_1	T18	I/O
1	IO_L06N_1	U20	I/O
1	IO_L06P_1	U19	I/O
1	IO_L07N_1	P17	I/O
1	IO_L07P_1	P16	I/O
1	IO_L08N_1	R17	I/O
1	IO_L08P_1	R18	I/O
1	IO_L09N_1	R20	I/O
1	IO_L09P_1	R19	I/O
1	IO_L10N_1/VREF_1	P20	VREF
1	IO_L10P_1	P18	I/O
1	IO_L12N_1/A3	N17	DUAL
1	IO_L12P_1/A2	N15	DUAL
1	IO_L13N_1/A5	N19	DUAL
1	IO_L13P_1/A4	N18	DUAL

Table 70: Spartan-3AN FGG400 Pinout (Continued)

Bank	Pin Name	FG400 Ball	Туре
1	IO_L14N_1/A7	M18	DUAL
1	IO_L14P_1/A6	M17	DUAL
1	IO_L16N_1/A9	L16	DUAL
1	IO_L16P_1/A8	L15	DUAL
1	IO_L17N_1/RHCLK1	M20	RHCLK
1	IO_L17P_1/RHCLK0	M19	RHCLK
1	IO_L18N_1/TRDY1/RHCLK3	L18	RHCLK
1	IO_L18P_1/RHCLK2	L19	RHCLK
1	IO_L20N_1/RHCLK5	L17	RHCLK
1	IO_L20P_1/RHCLK4	K18	RHCLK
1	IO_L21N_1/RHCLK7	J20	RHCLK
1	IO_L21P_1/IRDY1/RHCLK6	K20	RHCLK
1	IO_L22N_1/A11	J18	DUAL
1	IO_L22P_1/A10	J19	DUAL
1	IO_L24N_1	K16	I/O
1	IO_L24P_1	J17	I/O
1	IO_L25N_1/A13	H18	DUAL
1	IO_L25P_1/A12	H19	DUAL
1	IO_L26N_1/A15	G20	DUAL
1	IO_L26P_1/A14	H20	DUAL
1	IO_L28N_1	H17	I/O
1	IO_L28P_1	G18	I/O
1	IO_L29N_1/A17	F19	DUAL
1	IO_L29P_1/A16	F20	DUAL
1	IO_L30N_1/A19	F18	DUAL
1	IO_L30P_1/A18	G17	DUAL
1	IO_L32N_1	E19	I/O
1	IO_L32P_1	E20	I/O
1	IO_L33N_1	F17	I/O
1	IO_L33P_1	E18	I/O
1	IO_L34N_1	D18	I/O
1	IO_L34P_1	D20	I/O
1	IO_L36N_1/A21	F16	DUAL
1	IO_L36P_1/A20	G16	DUAL
1	IO_L37N_1/A23	C19	DUAL
1	IO_L37P_1/A22	C20	DUAL
1	IO_L38N_1/A25	B19	DUAL
1	IO_L38P_1/A24	B20	DUAL
1	IP_1/VREF_1	N14	VREF
1	IP_L04N_1/VREF_1	P15	VREF



Table 70: Spartan-3AN FGG400 Pinout (Continued)

Bank	Pin Name	FG400 Ball	Туре
1	IP_L04P_1	P14	INPUT
1	IP_L11N_1/VREF_1	M15	VREF
1	IP_L11P_1	M16	INPUT
1	IP_L15N_1	M13	INPUT
1	IP_L15P_1/VREF_1	M14	VREF
1	IP_L19N_1	L13	INPUT
1	IP_L19P_1	L14	INPUT
1	IP_L23N_1	K14	INPUT
1	IP_L23P_1/VREF_1	K15	VREF
1	IP_L27N_1	J15	INPUT
1	IP_L27P_1	J16	INPUT
1	IP_L31N_1	J13	INPUT
1	IP_L31P_1/VREF_1	J14	VREF
1	IP_L35N_1	H14	INPUT
1	IP_L35P_1	H15	INPUT
1	IP_L39N_1	G14	INPUT
1	IP_L39P_1/VREF_1	G15	VREF
1	SUSPEND	R15	PWR MGMT
1	VCCO_1	D19	VCCO
1	VCCO_1	H16	VCCO
1	VCCO_1	K19	VCCO
1	VCCO_1	N16	VCCO
1	VCCO_1	T19	VCCO
2	IO_L01N_2/M0	V4	DUAL
2	IO_L01P_2/M1	U4	DUAL
2	IO_L02N_2/CSO_B	Y2	DUAL
2	IO_L02P_2/M2	W3	DUAL
2	IO_L03N_2	W4	I/O
2	IO_L03P_2	Y3	I/O
2	IO_L04N_2	R7	I/O
2	IO_L04P_2	T6	I/O
2	IO_L05N_2	U5	I/O
2	IO_L05P_2	V5	I/O
2	IO_L06N_2	U6	I/O
2	IO_L06P_2	T7	I/O
2	IO_L07N_2/VS2	U7	DUAL
2	IO_L07P_2/RDWR_B	T8	DUAL
2	IO_L08N_2	Y5	I/O
2	IO_L08P_2	Y4	I/O

Table 70: Spartan-3AN FGG400 Pinout (Continued)

Bank	Pin Name	FG400 Ball	Туре
2	IO_L09N_2/VS0	W6	DUAL
2	IO_L09P_2/VS1	V6	DUAL
2	IO_L10N_2	Y7	I/O
2	IO_L10P_2	Y6	I/O
2	IO_L11N_2	U9	I/O
2	IO_L11P_2	Т9	I/O
2	IO_L12N_2/D6	W8	DUAL
2	IO_L12P_2/D7	V7	DUAL
2	IO_L13N_2	V9	I/O
2	IO_L13P_2	V8	I/O
2	IO_L14N_2/D4	T10	DUAL
2	IO_L14P_2/D5	U10	DUAL
2	IO_L15N_2/GCLK13	Y9	GCLK
2	IO_L15P_2/GCLK12	W9	GCLK
2	IO_L16N_2/GCLK15	W10	GCLK
2	IO_L16P_2/GCLK14	V10	GCLK
2	IO_L17N_2/GCLK1	V11	GCLK
2	IO_L17P_2/GCLK0	Y11	GCLK
2	IO_L18N_2/GCLK3	V12	GCLK
2	IO_L18P_2/GCLK2	U11	GCLK
2	IO_L19N_2	R12	I/O
2	IO_L19P_2	T12	I/O
2	IO_L20N_2/MOSI/CSI_B	W12	DUAL
2	IO_L20P_2	Y12	I/O
2	IO_L21N_2	W13	I/O
2	IO_L21P_2	Y13	I/O
2	IO_L22N_2/DOUT	V13	DUAL
2	IO_L22P_2/AWAKE	U13	PWR MGMT
2	IO_L23N_2	R13	I/O
2	IO_L23P_2	T13	I/O
2	IO_L24N_2/D3	W14	DUAL
2	IO_L24P_2/INIT_B	Y14	DUAL
2	IO_L25N_2	T14	I/O
2	IO_L25P_2	V14	I/O
2	IO_L26N_2/D1	V15	DUAL
2	IO_L26P_2/D2	Y15	DUAL
2	IO_L27N_2	T15	I/O
2	IO_L27P_2	U15	I/O
2	IO_L28N_2	W16	I/O



Table 70: Spartan-3AN FGG400 Pinout (Continued)

Bank	Pin Name	FG400 Ball	Туре
2	IO_L28P_2	Y16	I/O
2	IO_L29N_2	U16	I/O
2	IO_L29P_2	V16	I/O
2	IO_L30N_2	Y18	I/O
2	IO_L30P_2	Y17	I/O
2	IO_L31N_2	U17	I/O
2	IO_L31P_2	V17	I/O
2	IO_L32N_2/CCLK	Y19	DUAL
2	IO_L32P_2/D0/DIN/MISO	W18	DUAL
2	IP_2	P9	INPUT
2	IP_2	P12	INPUT
2	IP_2	P13	INPUT
2	IP_2	R8	INPUT
2	IP_2	R10	INPUT
2	IP_2	T11	INPUT
2	IP_2/VREF_2	N9	VREF
2	IP_2/VREF_2	N12	VREF
2	IP_2/VREF_2	P8	VREF
2	IP_2/VREF_2	P10	VREF
2	IP_2/VREF_2	P11	VREF
2	IP_2/VREF_2	R14	VREF
2	VCCO_2	R11	VCCO
2	VCCO_2	U8	VCCO
2	VCCO_2	U14	VCCO
2	VCCO_2	W5	VCCO
2	VCCO_2	W11	VCCO
2	VCCO_2	W17	VCCO
3	IO_L01N_3	D3	I/O
3	IO_L01P_3	D4	I/O
3	IO_L02N_3	C2	I/O
3	IO_L02P_3	B1	I/O
3	IO_L03N_3	D2	I/O
3	IO_L03P_3	C1	I/O
3	IO_L05N_3	E1	I/O
3	IO_L05P_3	D1	I/O
3	IO_L06N_3	G5	I/O
3	IO_L06P_3	F4	I/O
3	IO_L07N_3	J5	I/O
3	IO_L07P_3	J6	I/O
3	IO_L08N_3	H4	I/O

Table 70: Spartan-3AN FGG400 Pinout (Continued)

Bank	Pin Name	FG400 Ball	Туре
3	IO_L08P_3	H6	I/O
3	IO_L09N_3	G4	I/O
3	IO_L09P_3	F3	I/O
3	IO_L10N_3	F2	I/O
3	IO_L10P_3	E3	I/O
3	IO_L12N_3	H2	I/O
3	IO_L12P_3	G3	I/O
3	IO_L13N_3/VREF_3	G1	VREF
3	IO_L13P_3	F1	I/O
3	IO_L14N_3	H3	I/O
3	IO_L14P_3	J4	I/O
3	IO_L16N_3	J2	I/O
3	IO_L16P_3	J3	I/O
3	IO_L17N_3/LHCLK1	K2	LHCLK
3	IO_L17P_3/LHCLK0	J1	LHCLK
3	IO_L18N_3/IRDY2/LHCLK3	L3	LHCLK
3	IO_L18P_3/LHCLK2	К3	LHCLK
3	IO_L20N_3/LHCLK5	L5	LHCLK
3	IO_L20P_3/LHCLK4	K4	LHCLK
3	IO_L21N_3/LHCLK7	M1	LHCLK
3	IO_L21P_3/TRDY2/LHCLK6	L1	LHCLK
3	IO_L22N_3	М3	I/O
3	IO_L22P_3/VREF_3	M2	VREF
3	IO_L24N_3	M5	I/O
3	IO_L24P_3	M4	I/O
3	IO_L25N_3	N2	I/O
3	IO_L25P_3	N1	I/O
3	IO_L26N_3	N4	I/O
3	IO_L26P_3	N3	I/O
3	IO_L28N_3	R1	I/O
3	IO_L28P_3	P1	I/O
3	IO_L29N_3	P4	I/O
3	IO_L29P_3	P3	I/O
3	IO_L30N_3	R3	I/O
3	IO_L30P_3	R2	I/O
3	IO_L32N_3	T2	I/O
3	IO_L32P_3/VREF_3	T1	VREF
3	IO_L33N_3	R4	I/O
3	IO_L33P_3	Т3	I/O
3	IO_L34N_3	U3	I/O



Table 70: Spartan-3AN FGG400 Pinout (Continued)

Bank	Pin Name	FG400 Ball	Туре
3	IO_L34P_3	U1	I/O
3	IO_L36N_3	T4	I/O
3	IO_L36P_3	R5	I/O
3	IO_L37N_3	V2	I/O
3	IO_L37P_3	V1	I/O
3	IO_L38N_3	W2	I/O
3	IO_L38P_3	W1	I/O
3	IP_3	H7	INPUT
3	IP_L04N_3/VREF_3	G6	VREF
3	IP_L04P_3	G7	INPUT
3	IP_L11N_3/VREF_3	J7	VREF
3	IP_L11P_3	J8	INPUT
3	IP_L15N_3	K7	INPUT
3	IP_L15P_3	K8	INPUT
3	IP_L19N_3	K5	INPUT
3	IP_L19P_3	K6	INPUT
3	IP_L23N_3	L6	INPUT
3	IP_L23P_3	L7	INPUT
3	IP_L27N_3	M7	INPUT
3	IP_L27P_3	M8	INPUT
3	IP_L31N_3	N7	INPUT
3	IP_L31P_3	M6	INPUT
3	IP_L35N_3	N6	INPUT
3	IP_L35P_3	P5	INPUT
3	IP_L39N_3/VREF_3	P7	VREF
3	IP_L39P_3	P6	INPUT
3	VCCO_3	E2	VCCO
3	VCCO_3	H5	VCCO
3	VCCO_3	L2	VCCO
3	VCCO_3	N5	VCCO
3	VCCO_3	U2	VCCO
GND	GND	A1	GND
GND	GND	A11	GND
GND	GND	A20	GND
GND	GND	B6	GND
GND	GND	B14	GND
GND	GND	C3	GND
GND	GND	C18	GND
GND	GND	D9	GND
GND	GND	E5	GND

Table 70: Spartan-3AN FGG400 Pinout (Continued)

Bank	Pin Name	FG400 Ball	Туре
GND	GND	E12	GND
GND	GND	F15	GND
GND	GND	G2	GND
GND	GND	G19	GND
GND	GND	H8	GND
GND	GND	H13	GND
GND	GND	J9	GND
GND	GND	J11	GND
GND	GND	K1	GND
GND	GND	K10	GND
GND	GND	K12	GND
GND	GND	K17	GND
GND	GND	L4	GND
GND	GND	L9	GND
GND	GND	L11	GND
GND	GND	L20	GND
GND	GND	M10	GND
GND	GND	M12	GND
GND	GND	N8	GND
GND	GND	N11	GND
GND	GND	N13	GND
GND	GND	P2	GND
GND	GND	P19	GND
GND	GND	R6	GND
GND	GND	R9	GND
GND	GND	T16	GND
GND	GND	U12	GND
GND	GND	V3	GND
GND	GND	V18	GND
GND	GND	W7	GND
GND	GND	W15	GND
GND	GND	Y1	GND
GND	GND	Y10	GND
GND	GND	Y20	GND
VCCAUX	DONE	W19	CONFIG
VCCAUX	PROG_B	D5	CONFIG
VCCAUX	TCK	A19	JTAG
VCCAUX	TDI	F5	JTAG
VCCAUX	TDO	E17	JTAG
VCCAUX	TMS	E4	JTAG



Table 70: Spartan-3AN FGG400 Pinout (Continued)

Bank	Pin Name	FG400 Ball	Туре
VCCAUX	VCCAUX	A13	VCCAUX
VCCAUX	VCCAUX	E16	VCCAUX
VCCAUX	VCCAUX	H1	VCCAUX
VCCAUX	VCCAUX	K13	VCCAUX
VCCAUX	VCCAUX	L8	VCCAUX
VCCAUX	VCCAUX	N20	VCCAUX
VCCAUX	VCCAUX	T5	VCCAUX
VCCAUX	VCCAUX	Y8	VCCAUX
VCCINT	VCCINT	J10	VCCINT
VCCINT	VCCINT	J12	VCCINT
VCCINT	VCCINT	K9	VCCINT
VCCINT	VCCINT	K11	VCCINT
VCCINT	VCCINT	L10	VCCINT
VCCINT	VCCINT	L12	VCCINT
VCCINT	VCCINT	M9	VCCINT
VCCINT	VCCINT	M11	VCCINT
VCCINT	VCCINT	N10	VCCINT

Table 71 indicates how the 311 available user-I/O pins are distributed between the four I/O banks on the FGG400 package. The AWAKE pin is counted as a Dual-Purpose I/O.

Table 71: User I/Os Per Bank for the XC3S400AN in the FGG400 Package

Package	I/O Bank	Maximum I/O	All Possible I/O Pins by Type				
Package Edge	I/O Bank	waximum i/O	I/O	INPUT	DUAL	VREF	CLK
Тор	0	77	50	12	1	6	8
Right	1	79	21	12	30	8	8
Bottom	2	76	35	6	21	6	8
Left	3	79	49	16	0	6	8
TOTAL		311	155	46	52	26	32

#### **Footprint Migration Differences**

The XC3S400AN is the only Spartan-3AN FPGA offered in the FGG400 package.

The XC3S400AN FPGA is pin compatible with the Spartan-3A XC3S400A FPGA in the FG(G)400 package, although the Spartan-3A FPGA requires an external configuration source.



#### **FGG400 Footprint**

# Left Half of FGG400 Package (top view)

1/0: Unrestricted, general-purpose user I/O

46 INPUT: Unrestricted, general-purpose input pin

52 DUAL: Configuration, AWAKE pins, then possible user I/O

VREF: User I/O or input voltage reference for bank

32 CLK: User I/O, input, or clock buffer input

3 CONFIG: Dedicated configuration pins, SUSPEND pin

JTAG: Dedicated JTAG port pins

GND: Ground

VCCO: Output voltage supply for bank

9 VCCINT: Internal core supply voltage (+1.2V)

VCCAUX: Auxiliary supply voltage (+3.3V)




Figure 20: XC3S400AN FPGA in FGG400 Package Footprint (top view)



11	12	13	Bar	nk <b>0</b> 15	16	17	18	19	20	
GND	<b>I/O</b> L13N_0	VCCAUX	<b>I/O</b> L07N_0	<b>I/O</b> L08N_0	<b>I/O</b> L05N_0	<b>I/O</b> L04N_0	<b>I/O</b> L01N_0	тск	GND	A
<b>I/O</b> L14P_0	<b>I/O</b> L13P_0	<b>I/O</b> L11P_0	GND	<b>I/O</b> L08P_0	VCCO_0	<b>I/O</b> L04P_0 VREF_0	<b>I/O</b> L01P_0	<b>I/O</b> L38N_1 A25	<b>I/O</b> L38P_1 A24	В
<b>I/O</b> L14N_0	<b>I/O</b> L11N_0	<b>I/O</b> L10N_0 VREF_0	<b>I/O</b> L07P_0	<b>I/O</b> L06N_0	<b>I/O</b> L05P_0	<b>I/O</b> L02N_0	GND	<b>I/O</b> L37N_1 A23	<b>I/O</b> L37P_1 A22	С
<b>I/O</b> L15P_0 GCLK4	<b>I/O</b> L12P_0	VCCO_0	<b>I/O</b> L10P_0	<b>I/O</b> L06P_0	<b>I/O</b> L03P_0	<b>I/O</b> L02P_0 VREF_0	<b>I/O</b> L34N_1	VCCO_1	<b>I/O</b> L34P_1	D
I/O L15N_0 GCLK5	GND	<b>I/O</b> L09P_0	INPUT	<b>I/O</b> L03N_0	VCCAUX	TDO	<b>I/O</b> L33P_1	<b>I/O</b> L32N_1	<b>I/O</b> L32P_1	E
INPUT	<b>I/O</b> L12N_0	<b>I/O</b> L09N_0	INPUT	GND	<b>I/O</b> L36N_1 A21	<b>I/O</b> L33N_1	I/O L30N_1 A19	<b>I/O</b> L29N_1 A17	<b>I/O</b> L29P_1 A16	F
INPUT VREF_0	INPUT	INPUT	INPUT L39N_1	INPUT L39P_1 VREF_1	<b>I/O</b> L36P_1 A20	I/O L30P_1 A18	<b>I/O</b> L28P_1	GND	I/O L26N_1 A15	G
INPUT	INPUT	GND	INPUT L35N_1	INPUT L35P_1	VCCO_1	<b>I/O</b> L28N_1	I/O L25N_1 A13	<b>I/O</b> L25P_1 A12	<b>I/O</b> L26P_1 A14	Н
GND	VCCINT	INPUT L31N_1	INPUT L31P_1 VREF_1	INPUT L27N_1	INPUT L27P_1	<b>I/O</b> L24P_1	<b>I/O</b> L22N_1 A11	<b>I/O</b> L22P_1 A10	I/O L21N_1 RHCLK7	J
VCCINT	GND	VCCAUX	INPUT L23N_1	INPUT L23P_1 VREF_1	<b>I/O</b> L24N_1	GND	I/O L20P_1 RHCLK4	VCCO_1	I/O L21P_1 IRDY1 RHCLK6	к <del>1</del>
GND	VCCINT	INPUT L19N_1	INPUT L19P_1	<b>I/O</b> L16P_1 A8	<b>I/O</b> L16N_1 A9	I/O L20N_1 RHCLK5	I/O L18N_1 TRDY1 RHCLK3	I/O L18P_1 RHCLK2	GND	г Bank
VCCINT	GND	INPUT L15N_1	INPUT L15P_1 VREF_1	INPUT L11N_1 VREF_1	INPUT L11P_1	<b>I/O</b> L14P_1 A6	<b>I/O</b> L14N_1 A7	I/O L17P_1 RHCLK0	I/O L17N_1 RHCLK1	М
GND	INPUT VREF_2	GND	INPUT VREF_1	<b>I/O</b> L12P_1 A2	VCCO_1	<b>I/O</b> L12N_1 A3	<b>I/O</b> L13P_1 A4	<b>I/O</b> L13N_1 A5	VCCAUX	N
INPUT VREF_2	INPUT	INPUT	INPUT L04P_1	INPUT L04N_1 VREF_1	<b>I/O</b> L07P_1	<b>I/O</b> L07N_1	<b>I/O</b> L10P_1	GND	<b>I/O</b> L10N_1 VREF_1	Р
VCCO_2	<b>I/O</b> L19N_2	<b>I/O</b> L23N_2	INPUT VREF_2	SUSPEIND	<b>I/O</b> L03N_1 A1	<b>I/O</b> L08N_1	<b>I/O</b> L08P_1	<b>I/O</b> L09P_1	<b>I/O</b> L09N_1	R
INPUT	<b>I/O</b> L19P_2	<b>I/O</b> L23P_2	<b>I/O</b> L25N_2	<b>I/O</b> L27N_2	GND	I/O L03P_1 A0	<b>I/O</b> L05P_1	VCCO_1	<b>I/O</b> L05N_1	т
I/O L18P_2 GCLK2	GND	I/O L22P_2 AWAKE	VCCO_2	<b>I/O</b> L27P_2	<b>I/O</b> L29N_2	<b>I/O</b> L31N_2	I/O L02N_1 LDC0	<b>I/O</b> L06P_1	<b>I/O</b> L06N_1	U
<b>I/O</b> L17N_2 GCLK1	I/O L18N_2 GCLK3	<b>I/O</b> L22N_2 DOUT	<b>I/O</b> L25P_2	<b>I/O</b> L26N_2 D1	<b>I/O</b> L29P_2	<b>I/O</b> L31P_2	GND	<b>I/O</b> L02P_1 LDC1	I/O L01N_1 LDC2	v
VCCO_2	I/O L20N_2 MOSI CSI_B	<b>I/O</b> L21N_2	<b>I/O</b> L24N_2 D3	GND	<b>I/O</b> L28N_2	VCCO_2	I/O L32P_2 D0 DIN/MISO	DONE	<b>I/O</b> L01P_1 HDC	w
I/O L17P_2 GCLK0	<b>I/O</b> L20P_2	<b>I/O</b> L21P_2	<b>I/O</b> L24P_2 INIT_B	<b>I/O</b> L26P_2 D2	<b>I/O</b> L28P_2	<b>I/O</b> L30P_2	<b>I/O</b> L30N_2	<b>I/O</b> L32N_2 CCLK	GND	Y
			Ī	Bank 2	2				DS529	9-4_04_10110

Right Half of FGG400 Package (top view)



#### FGG484: 484-ball Fine-pitch Ball Grid Array

The 484-ball fine-pitch ball grid array, FGG484, supports the XC3S700AN FPGA, as described in Table 72.

Table 72 lists all the FGG484 package pins. They are sorted by bank number and then by pin name. Pairs of pins that form a differential I/O pair appear together in the table. The table also shows the pin number for each pin and the pin type, as defined earlier.

An electronic version of this package pinout table and footprint diagram is available for download from the Xilinx website at

www.xilinx.com/support/documentation/data\_sheets/s3a\_pin.zip.

Table 72: Spartan-3AN FGG484 Pinout

Bank	Pin Name	FG484 Ball	Туре
0	IO_L01N_0	D18	I/O
0	IO_L01P_0	E17	I/O
0	IO_L02N_0	C19	I/O
0	IO_L02P_0/VREF_0	D19	VREF
0	IO_L03N_0	A20	I/O
0	IO_L03P_0	B20	I/O
0	IO_L04N_0	F15	I/O
0	IO_L04P_0	E15	I/O
0	IO_L05N_0	A18	I/O
0	IO_L05P_0	C18	I/O
0	IO_L06N_0	A19	I/O
0	IO_L06P_0/VREF_0	B19	VREF
0	IO_L07N_0	C17	I/O
0	IO_L07P_0	D17	I/O
0	IO_L08N_0	C16	I/O
0	IO_L08P_0	D16	I/O
0	IO_L09N_0	E14	I/O
0	IO_L09P_0	C14	I/O
0	IO_L10N_0	A17	I/O
0	IO_L10P_0	B17	I/O
0	IO_L11N_0	C15	I/O
0	IO_L11P_0	D15	I/O
0	IO_L12N_0/VREF_0	A15	VREF
0	IO_L12P_0	A16	I/O
0	IO_L13N_0	A14	I/O
0	IO_L13P_0	B15	I/O
0	IO_L14N_0	E13	I/O
0	IO_L14P_0	F13	I/O
0	IO_L15N_0	C13	I/O
0	IO_L15P_0	D13	I/O
0	IO_L16N_0	A13	I/O
0	IO_L16P_0	B13	I/O
0	IO_L17N_0/GCLK5	E12	GCLK

Table 72: Spartan-3AN FGG484 Pinout (Continued)

Bank	Pin Name	FG484 Ball	Туре
0	IO_L17P_0/GCLK4	C12	GCLK
0	IO_L18N_0/GCLK7	A11	GCLK
0	IO_L18P_0/GCLK6	A12	GCLK
0	IO_L19N_0/GCLK9	C11	GCLK
0	IO_L19P_0/GCLK8	B11	GCLK
0	IO_L20N_0/GCLK11	E11	GCLK
0	IO_L20P_0/GCLK10	D11	GCLK
0	IO_L21N_0	C10	I/O
0	IO_L21P_0	A10	I/O
0	IO_L22N_0	A8	I/O
0	IO_L22P_0	A9	I/O
0	IO_L23N_0	E10	I/O
0	IO_L23P_0	D10	I/O
0	IO_L24N_0/VREF_0	C9	VREF
0	IO_L24P_0	B9	I/O
0	IO_L25N_0	C8	I/O
0	IO_L25P_0	B8	I/O
0	IO_L26N_0	A6	I/O
0	IO_L26P_0	A7	I/O
0	IO_L27N_0	C7	I/O
0	IO_L27P_0	D7	I/O
0	IO_L28N_0	A5	I/O
0	IO_L28P_0	B6	I/O
0	IO_L29N_0	D6	I/O
0	IO_L29P_0	C6	I/O
0	IO_L30N_0	D8	I/O
0	IO_L30P_0	E9	I/O
0	IO_L31N_0	B4	I/O
0	IO_L31P_0	A4	I/O
0	IO_L32N_0	D5	I/O
0	IO_L32P_0	C5	I/O
0	IO_L33N_0	В3	I/O
0	IO_L33P_0	A3	I/O
0	IO_L34N_0	F8	I/O
0	IO_L34P_0	E7	I/O
0	IO_L35N_0	E6	I/O
0	IO_L35P_0	F7	I/O
0	IO_L36N_0/PUDC_B	A2	DUAL
0	IO_L36P_0/VREF_0	B2	VREF
0	IP_0	E16	INPUT
0	IP_0	E8	INPUT
0	IP_0	F10	INPUT
0	IP_0	F12	INPUT
0	IP_0	F16	INPUT
0	IP_0	G10	INPUT
0	IP_0	G11	INPUT
•		• • • • • • • • • • • • • • • • • • • •	



Table 72: Spartan-3AN FGG484 Pinout (Continued)

	<b>-</b>	FG484	_
Bank	Pin Name	Ball	Туре
0	IP_0	G12	INPUT
0	IP_0	G13	INPUT
0	IP_0	G14	INPUT
0	IP_0	G15	INPUT
0	IP_0	G16	INPUT
0	IP_0	G7	INPUT
0	IP_0	G9	INPUT
0	IP_0	H10	INPUT
0	IP_0	H13	INPUT
0	IP_0	H14	INPUT
0	IP_0/VREF_0	G8	VREF
0	IP_0/VREF_0	H12	VREF
0	IP_0/VREF_0	H9	VREF
0	VCCO_0	B10	VCCO
0	VCCO_0	B14	VCCO
0	VCCO_0	B18	VCCO
0	VCCO_0	B5	VCCO
0	VCCO_0	F14	VCCO
0	VCCO_0	F9	VCCO
1	IO_L01N_1/LDC2	Y21	DUAL
1	IO_L01P_1/HDC	AA22	DUAL
1	IO_L02N_1/LDC0	W20	DUAL
1	IO_L02P_1/LDC1	W19	DUAL
1	IO_L03N_1/A1	T18	DUAL
1	IO_L03P_1/A0	T17	DUAL
1	IO_L05N_1	W21	I/O
1	IO_L05P_1	Y22	I/O
1	IO_L06N_1	V20	I/O
1	IO_L06P_1	V19	I/O
1	IO_L07N_1	V22	I/O
1	IO_L07P_1	W22	I/O
1	IO_L09N_1	U21	I/O
1	IO_L09P_1	U22	I/O
1	IO_L10N_1	U19	I/O
1	IO_L10P_1	U20	I/O
1	IO_L11N_1	T22	I/O
1	IO_L11P_1	T20	I/O
1	IO_L13N_1	T19	I/O
1	IO_L13P_1	R20	I/O
1	IO_L14N_1	R22	I/O
1	IO_L14P_1	R21	I/O
1	IO_L15N_1/VREF_1	P22	VREF
1	IO_L15P_1	P20	I/O
1	IO_L17N_1/A3	P18	DUAL
1	IO_L17P_1/A2	R19	DUAL
1	IO_L18N_1/A5	N21	DUAL
1	IO_L18P_1/A4	N22	DUAL
1	IO_L19N_1/A7	N19	DUAL
'	.0	1413	20/ L

Table 72: Spartan-3AN FGG484 Pinout (Continued)

Bank	Pin Name	FG484 Ball	Туре
1	IO_L19P_1/A6	N20	DUAL
1	IO_L20N_1/A9	N17	DUAL
1	IO_L20P_1/A8	N18	DUAL
1	IO_L21N_1/RHCLK1	L22	RHCLK
1	IO_L21P_1/RHCLK0	M22	RHCLK
1	IO_L22N_1/TRDY1/RHCLK3	L20	RHCLK
1	IO_L22P_1/RHCLK2	L21	RHCLK
1	IO_L24N_1/RHCLK5	M20	RHCLK
1	IO L24P 1/RHCLK4	M18	RHCLK
1	IO_L25N_1/RHCLK7	K19	RHCLK
1	IO_L25P_1/IRDY1/RHCLK6	K20	RHCLK
1	IO_L26N_1/A11	J22	DUAL
1	IO_L26P_1/A10	K22	DUAL
1	IO_L28N_1	L19	I/O
1	IO_L28P_1	L18	I/O
1	IO_L29N_1/A13	J20	DUAL
1	IO_L29P_1/A12	J21	DUAL
1	IO_L30N_1/A15	G22	DUAL
1	IO_L30P_1/A14	H22	DUAL
1	IO_L32N_1	K18	I/O
1	IO_L32P_1	K17	I/O
1	IO_L33N_1/A17	H20	DUAL
1	IO_L33P_1/A16	H21	DUAL
1	IO_L34N_1/A19	F21	DUAL
1	IO_L34P_1/A18	F22	DUAL
1	IO_L36N_1	G20	I/O
1	IO_L36P_1	G19	I/O
1	IO_L37N_1	H19	I/O
1	IO_L37P_1	J18	I/O
1	IO_L38N_1	F20	I/O
1	IO_L38P_1	E20	I/O
1	IO_L40N_1	F18	I/O
1	IO_L40P_1	F19	I/O
1	IO_L41N_1	D22	I/O
1	IO_L41P_1	E22	I/O
1	IO_L42N_1	D20	I/O
1	IO_L42P_1	D21	I/O
1	IO_L44N_1/A21	C21	DUAL
1	IO_L44P_1/A20	C22	DUAL
1	IO_L45N_1/A23	B21	DUAL
1	IO_L45P_1/A22	B22	DUAL
1	IO_L46N_1/A25	G17	DUAL
1	IO_L46P_1/A24	G18	DUAL
1	IP_L04N_1/VREF_1	R16	VREF
1	IP_L04P_1	R15	INPUT
1	IP_L08N_1	P16	INPUT
1	IP_L08P_1	P15	INPUT
1	IP_L12N_1/VREF_1	R18	VREF
		_	



Table 72: Spartan-3AN FGG484 Pinout (Continued)

	-	FG484	
Bank	Pin Name	Ball	Туре
1	IP_L12P_1	R17	INPUT
1	IP_L16N_1/VREF_1	N16	VREF
1	IP_L16P_1	N15	INPUT
1	IP_L23N_1	M16	INPUT
1	IP_L23P_1	M17	INPUT
1	IP_L27N_1	L16	INPUT
1	IP_L27P_1/VREF_1	M15	VREF
1	IP_L31N_1	K16	INPUT
1	IP_L31P_1	L15	INPUT
1	IP_L35N_1	K15	INPUT
1	IP_L35P_1/VREF_1	K14	VREF
1	IP_L39N_1	H18	INPUT
1	IP_L39P_1	H17	INPUT
1	IP_L43N_1/VREF_1	J15	VREF
1	IP_L43P_1	J16	INPUT
1	IP_L47N_1	H15	INPUT
1	IP_L47P_1/VREF_1	H16	VREF
1	SUSPEND	U18	PWR MGMT
1	VCCO_1	E21	VCCO
1	VCCO_1	J17	VCCO
1	VCCO_1	K21	VCCO
1	VCCO_1	P17	VCCO
1	VCCO_1	P21	VCCO
1	VCCO_1	V21	VCCO
2	IO_L01N_2/M0	W5	DUAL
2	IO_L01P_2/M1	V6	DUAL
2	IO_L02N_2/CSO_B	Y4	DUAL
2	IO_L02P_2/M2	W4	DUAL
2	IO_L03N_2	AA3	I/O
2	IO_L03P_2	AB2	I/O
2	IO_L04N_2	AA4	I/O
2	IO_L04P_2	AB3	I/O
2	IO_L05N_2	Y5	I/O
2	IO_L05P_2	W6	I/O
2	IO_L06N_2	AB5	I/O
2	IO_L06P_2	AB4	I/O
2	IO_L07N_2	Y6	I/O
2	IO_L07P_2	W7	I/O
2	IO_L08N_2	AB6	I/O
2	IO_L08P_2	AA6	I/O
2	IO_L09N_2/VS2	W9	DUAL
2	IO_L09P_2/RDWR_B	V9	DUAL
2	IO_L10N_2	AB7	I/O
2	IO_L10P_2	Y7	I/O
2	IO_L11N_2/VS0	Y8	DUAL
2	IO_L11P_2/VS1	W8	DUAL
2	IO_L12N_2	AB8	I/O

Table 72: Spartan-3AN FGG484 Pinout (Continued)

Danila	Dia Nama	FG484	T	
Bank	Pin Name	Ball	Type	
2	IO_L12P_2	AA8	I/O	
2	IO_L13N_2	Y10	I/O	
2	IO_L13P_2	V10	I/O	
2	IO_L14N_2/D6	AB9	DUAL	
2	IO_L14P_2/D7	Y9	DUAL	
2	IO_L15N_2	AB10	I/O	
2	IO_L15P_2	AA10	I/O	
2	IO_L16N_2/D4	AB11	DUAL	
2	IO_L16P_2/D5	Y11	DUAL	
2	IO_L17N_2/GCLK13	V11	GCLK	
2	IO_L17P_2/GCLK12	U11	GCLK	
2	IO_L18N_2/GCLK15	Y12	GCLK	
2	IO_L18P_2/GCLK14	W12	GCLK	
2	IO_L19N_2/GCLK1	AB12	GCLK	
2	IO_L19P_2/GCLK0	AA12	GCLK	
2	IO_L20N_2/GCLK3	U12	GCLK	
2	IO_L20P_2/GCLK2	V12	GCLK	
2	IO_L21N_2	Y13	I/O	
2	IO_L21P_2	AB13	I/O	
2	IO_L22N_2/MOSI/CSI_B	AB14	DUAL	
2	IO_L22P_2	AA14	I/O	
2	IO_L23N_2	Y14	I/O	
2	IO_L23P_2	W13	I/O	
2	IO_L24N_2/ DOUT	AA15	DUAL	
2	IO_L24P_2/AWAKE	AB15	PWR MGMT	
2	IO_L25N_2	Y15	I/O	
2	IO_L25P_2	W15	I/O	
2	IO_L26N_2/D3	U13	DUAL	
2	IO_L26P_2/INIT_B	V13	DUAL	
2	IO_L27N_2	Y16	I/O	
2	IO_L27P_2	AB16	I/O	
2	IO_L28N_2/D1	Y17	DUAL	
2	IO_L28P_2/D2	AA17	DUAL	
2	IO_L29N_2	AB18	I/O	
2	IO_L29P_2	AB17	I/O	
2	IO_L30N_2	V15	I/O	
2	IO_L30P_2	V14	I/O	
2	IO_L31N_2	V16	I/O	
2	IO_L31P_2	W16	I/O	
2	IO_L32N_2	AA19	I/O	
2	IO_L32P_2	AB19	I/O	
2	IO_L33N_2	V17	I/O	
2	IO_L33P_2	W18	I/O	
2	IO_L34N_2	W17	I/O	
2	IO_L34P_2	Y18	I/O	
2	IO_L35N_2	AA21	I/O	
	10_20011_2	/ \\\\\ I	1/ 0	



Table 72: Spartan-3AN FGG484 Pinout (Continued)

Bank	Pin Name	FG484 Ball	Туре
2	IO_L35P_2	AB21	I/O
2	IO_L36N_2/CCLK	AA20	DUAL
2	IO_L36P_2/D0/DIN/MISO	AB20	DUAL
2	IP_2	P12	INPUT
2	IP_2	R10	INPUT
2	IP_2	R11	INPUT
2	IP_2	R9	INPUT
2	IP_2	T13	INPUT
2	IP_2	T14	INPUT
2	IP_2	Т9	INPUT
2	IP_2	U10	INPUT
2	IP_2	U15	INPUT
2	N.C.	U16	N.C.
2	N.C.	U7	N.C.
2	IP_2	U8	INPUT
2	IP_2	V7	INPUT
2	IP_2/VREF_2	R12	VREF
2	IP_2/VREF_2	R13	VREF
2	IP_2/VREF_2	R14	VREF
2	IP_2/VREF_2	T10	VREF
2	IP_2/VREF_2	T11	VREF
2	IP_2/VREF_2	T15	VREF
2	IP_2/VREF_2	T16	VREF
2	IP_2/VREF_2	T7	VREF
2	N.C.	T8	N.C.
2	IP_2/VREF_2	V8	VREF
2	VCCO_2	AA13	VCCO
2	VCCO_2	AA18	VCCO
2	VCCO_2	AA5	VCCO
2	VCCO_2	AA9	VCCO
2	VCCO_2	U14	VCCO
2	VCCO_2	U9	VCCO
3	IO_L01N_3	D2	I/O
3	IO_L01P_3	C1	I/O
3	IO_L02N_3	C2	I/O
3	IO_L02P_3	B1	I/O
3	IO_L03N_3	E4	I/O
3	IO_L03P_3	D3	I/O
3	IO_L05N_3	G5	I/O
3	IO_L05P_3	G6	I/O
3	IO_L06N_3	E1	I/O
3	IO_L06P_3	D1	I/O
3	IO_L07N_3	E3	I/O
3	IO_L07P_3	F4	I/O
3	IO_L08N_3	G4	I/O
3	IO_L08P_3	F3	I/O
3	IO_L09N_3	H6	I/O
3	IO_L09P_3	H5	I/O

Table 72: Spartan-3AN FGG484 Pinout (Continued)

Bank	Pin Name	FG484 Ball	Туре
3	IO_L10N_3	J5	I/O
3	IO_L10P_3	K6	I/O
3	IO_L12N_3	F1	I/O
3	IO_L12P_3	F2	I/O
3	IO_L13N_3	G1	I/O
3	IO_L13P_3	G3	I/O
3	IO_L14N_3	НЗ	I/O
3	IO_L14P_3	H4	I/O
3	IO_L16N_3	H1	I/O
3	IO_L16P_3	H2	I/O
3	IO_L17N_3/VREF_3	J1	VREF
3	IO_L17P_3	J3	I/O
3	IO_L18N_3	K4	I/O
3	IO_L18P_3	K5	I/O
3	IO_L20N_3	K2	I/O
3	IO_L20P_3	K3	I/O
3	IO_L21N_3/LHCLK1	L3	LHCLK
3	IO_L21P_3/LHCLK0	L5	LHCLK
3	IO_L22N_3/IRDY2/LHCLK3	L1	LHCLK
3	IO_L22P_3/LHCLK2	K1	LHCLK
3	IO_L24N_3/LHCLK5	M2	LHCLK
3	IO_L24P_3/LHCLK4	M1	LHCLK
3	IO_L25N_3/LHCLK7	M4	LHCLK
3	IO_L25P_3/TRDY2/LHCLK6	M3	LHCLK
3	IO_L26N_3	N3	I/O
3	IO_L26P_3/VREF_3	N1	VREF
3	IO_L28N_3	P2	I/O
3	IO_L28P_3	P1	I/O
3	IO_L29N_3	P5	I/O
3	IO_L29P_3	P3	I/O
3	IO_L30N_3	N4	I/O
3	IO_L30P_3	M5	I/O
3	IO_L32N_3	R2	I/O
3	IO_L32P_3	R1	I/O
3	IO_L33N_3	R4	I/O
3	IO_L33P_3	R3	I/O
3	IO_L34N_3	T4	I/O
3	IO_L34P_3	R5	I/O
3	IO_L36N_3	T3	I/O
3	IO_L36P_3/VREF_3	T1	VREF
3	IO_L37N_3	U2	I/O
3	IO_L37P_3	U1	I/O
3	IO_L38N_3	V3	I/O
3	IO_L38P_3	V1	I/O
3	IO_L40N_3	U5	I/O
3	IO_L40P_3	T5	I/O
3	IO_L41N_3	U4	I/O
3	IO_L41P_3	U3	I/O
,	IO_LTII _U	00	1/0



Table 72: Spartan-3AN FGG484 Pinout (Continued)

Bank	Pin Name	FG484 Ball	Туре
3	IO_L42N_3	W2	I/O
3	IO_L42P_3	W1	I/O
3	IO_L43N_3	W3	I/O
3	IO_L43P_3	V4	I/O
3	IO_L44N_3	Y2	I/O
3	IO_L44P_3	Y1	I/O
3	IO_L45N_3	AA2	I/O
3	IO_L45P_3	AA1	I/O
3	IP_3/VREF_3	J8	VREF
3	IP_3/VREF_3	R6	VREF
3	IP_L04N_3/VREF_3	H7	VREF
3	IP_L04P_3	H8	INPUT
3	IP_L11N_3	K8	INPUT
3	IP_L11P_3	J7	INPUT
3	IP_L15N_3/VREF_3	L8	VREF
3	IP_L15P_3	K7	INPUT
3	IP_L19N_3	M8	INPUT
3	IP_L19P_3	L7	INPUT
3	IP L23N 3	M6	INPUT
3	IP_L23P_3	M7	INPUT
3	IP_L27N_3	N9	INPUT
3	IP_L27P_3	N8	INPUT
3	IP_L31N_3	N5	INPUT
3	IP_L31P_3	N6	
3	IP_L35N_3	P8	INPUT
3	IP_L35P_3	N7	INPUT
3	IP_L39N_3	R8	INPUT
3	IP_L39P_3	P7	INPUT
3	IP L46N 3/VREF 3	T6	VREF
3	IP_L46P_3	R7	INPUT
3	VCCO_3	E2	VCCO
3	VCCO_3	J2	VCCO
3	VCCO_3	J6	VCCO
3	VCCO_3	N2	VCCO
3	VCCO_3	P6	VCCO
3	VCCO_3	V2	VCCO
GND	GND	A1	GND
GND	GND	A22	GND
GND	GND	AA11	GND
GND	GND	AA16	GND
GND	GND	AA7	GND
GND	GND	AB1	GND
GND	GND	AB22	GND
GND	GND	B12	GND
GND	GND	B16	GND
GND	GND	B7	GND
GND	GND	C20	GND
GND	GND	C3	GND
SIND	0.10	00	טויט

Table 72: Spartan-3AN FGG484 Pinout (Continued)

Bank         Pin Name         Ball         Type           GND         GND         D14         GND           GND         GND         D9         GND           GND         GND         F11         GND           GND         GND         F11         GND           GND         GND         F6         GND           GND         GND         G2         GND           GND         GND         G21         GND           GND         GND         GND         GND         GND           GND         GND         J13         GND         GND           GND         GND         J14         GND         GND           GND         GND         K112         GND           GND         GND         K112         GND           GND         GND         L13         GND		•	FG484	,
GND         GND         D9         GND           GND         GND         F11         GND           GND         GND         F17         GND           GND         GND         F6         GND           GND         GND         G2         GND           GND         GND         G21         GND           GND         GND         J11         GND           GND         GND         J13         GND           GND         GND         J14         GND           GND         GND         J19         GND           GND         GND         J19         GND           GND         GND         J4         GND           GND         GND         J4         GND           GND         GND         J4         GND           GND         GND         K10         GND           GND         GND         K11         GND           GND         GND         K11         GND           GND         GND         L11         GND           GND         GND         L17         GND           GND         GND         M12         GND			Ball	
GND         GND         F11         GND           GND         GND         F17         GND           GND         GND         F6         GND           GND         GND         G2         GND           GND         GND         G21         GND           GND         GND         J11         GND           GND         GND         J13         GND           GND         GND         J14         GND           GND         GND         J19         GND           GND         GND         J9         GND           GND         GND         J9         GND           GND         GND         K10         GND           GND         GND         K12         GND           GND         GND         K12         GND           GND         GND         L11         GND           GND         GND         L11         GND           GND         GND         L12         GND           GND         GND         L12         GND           GND         GND         M10         GND           GND         GND         M12         GND <td></td> <td>GND</td> <td>D14</td> <td></td>		GND	D14	
GND         GND         F17         GND           GND         GND         F6         GND           GND         GND         G2         GND           GND         GND         G21         GND           GND         GND         J11         GND           GND         GND         J13         GND           GND         GND         J14         GND           GND         GND         J19         GND           GND         GND         J4         GND           GND         GND         J9         GND           GND         GND         K10         GND           GND         GND         K12         GND           GND         GND         K12         GND           GND         GND         L11         GND           GND         GND         L13         GND           GND         GND         L13         GND           GND         GND         L17         GND           GND         GND         L2         GND           GND         GND         M10         GND           GND         GND         M11         GND		GND		
GND         GND         F6         GND           GND         GND         G2         GND           GND         GND         G21         GND           GND         GND         J11         GND           GND         GND         J13         GND           GND         GND         J14         GND           GND         GND         J19         GND           GND         GND         J4         GND           GND         GND         J9         GND           GND         GND         K10         GND           GND         GND         K12         GND           GND         GND         K12         GND           GND         GND         K12         GND           GND         GND         L11         GND           GND         GND         L17         GND           GND         GND         L2         GND           GND         GND         L2         GND           GND         GND         M10         GND           GND         GND         M12         GND           GND         GND         M14         GND				
GND         GND         G2         GND           GND         GND         G21         GND           GND         GND         J11         GND           GND         GND         J13         GND           GND         GND         J14         GND           GND         GND         J19         GND           GND         GND         J4         GND           GND         GND         J9         GND           GND         GND         J9         GND           GND         GND         K10         GND           GND         GND         K12         GND           GND         GND         K12         GND           GND         GND         L11         GND           GND         GND         L17         GND           GND         GND         L17         GND           GND         GND         L17         GND           GND         GND         L2         GND           GND         GND         M10         GND           GND         GND         M12         GND           GND         GND         M14         GND	GND	GND	F17	GND
GND         GND         G21         GND           GND         GND         J11         GND           GND         GND         J13         GND           GND         GND         J14         GND           GND         GND         J19         GND           GND         GND         J4         GND           GND         GND         J9         GND           GND         GND         K10         GND           GND         GND         K12         GND           GND         GND         L11         GND           GND         GND         L13         GND           GND         GND         L17         GND           GND         GND         L17         GND           GND         GND         L2         GND           GND         GND         L2         GND           GND         GND         M10         GND           GND         GND         M12         GND           GND         GND         M12         GND           GND         M14         GND         GND           GND         M11         GND	GND	GND	F6	GND
GND         GND         J11         GND           GND         GND         J13         GND           GND         GND         J14         GND           GND         GND         J19         GND           GND         GND         J4         GND           GND         GND         J9         GND           GND         GND         K10         GND           GND         GND         K12         GND           GND         GND         L11         GND           GND         GND         L13         GND           GND         GND         L17         GND           GND         GND         L2         GND           GND         GND         L2         GND           GND         GND         L6         GND           GND         GND         M10         GND           GND         GND         M12         GND           GND         GND         M12         GND           GND         GND         M14         GND           GND         GND         M11         GND           GND         GND         M11         GND	GND	GND	G2	GND
GND         GND         J13         GND           GND         GND         J14         GND           GND         GND         J19         GND           GND         GND         J4         GND           GND         GND         J9         GND           GND         GND         K10         GND           GND         GND         K12         GND           GND         GND         L11         GND           GND         GND         L13         GND           GND         GND         L13         GND           GND         GND         L17         GND           GND         GND         L2         GND           GND         GND         L2         GND           GND         GND         M10         GND           GND         GND         M10         GND           GND         GND         M11         GND           GND         GND         M14         GND           GND         GND         M11         GND           GND         GND         M11         GND           GND         GND         P19         GND <td>GND</td> <td>GND</td> <td>G21</td> <td>GND</td>	GND	GND	G21	GND
GND         GND         J14         GND           GND         GND         J19         GND           GND         GND         J4         GND           GND         GND         J9         GND           GND         GND         K10         GND           GND         GND         K12         GND           GND         GND         L11         GND           GND         GND         L17         GND           GND         GND         L17         GND           GND         GND         L2         GND           GND         GND         L2         GND           GND         GND         M10         GND           GND         GND         M12         GND           GND         GND         M12         GND           GND         M14         GND         GND           GND         M11         GND         GND           GND         GND         M11         GND           GND         GND         M13         GND           GND         GND         P19         GND           GND         GND         P19         GND <td>GND</td> <td>GND</td> <td>J11</td> <td>GND</td>	GND	GND	J11	GND
GND         GND         J19         GND           GND         GND         J4         GND           GND         GND         J9         GND           GND         GND         K10         GND           GND         GND         K12         GND           GND         GND         L11         GND           GND         GND         L13         GND           GND         GND         L17         GND           GND         GND         L2         GND           GND         GND         L2         GND           GND         GND         M10         GND           GND         GND         M10         GND           GND         GND         M12         GND           GND         GND         M14         GND           GND         GND         M11         GND           GND         GND         M11         GND           GND         GND         M13         GND           GND         GND         P10         GND           GND         GND         P19         GND           GND         GND         T22         GND <td>GND</td> <td>GND</td> <td>J13</td> <td>GND</td>	GND	GND	J13	GND
GND         GND         J4         GND           GND         GND         J9         GND           GND         GND         K10         GND           GND         GND         K12         GND           GND         GND         L11         GND           GND         GND         L13         GND           GND         GND         L17         GND           GND         GND         L2         GND           GND         GND         L6         GND           GND         GND         M10         GND           GND         GND         M10         GND           GND         GND         M11         GND           GND         GND         M14         GND           GND         GND         M11         GND           GND         GND         M11         GND           GND         GND         M11         GND           GND         GND         P10         GND           GND         GND         P14         GND           GND         GND         P19         GND           GND         GND         T21         GND <td>GND</td> <td>GND</td> <td>J14</td> <td>GND</td>	GND	GND	J14	GND
GND         GND         J9         GND           GND         GND         K10         GND           GND         GND         K12         GND           GND         GND         L11         GND           GND         GND         L13         GND           GND         GND         L17         GND           GND         GND         L2         GND           GND         GND         L6         GND           GND         GND         L9         GND           GND         GND         M10         GND           GND         GND         M12         GND           GND         GND         M14         GND           GND         GND         M14         GND           GND         GND         M11         GND           GND         GND         M13         GND           GND         GND         M13         GND           GND         GND         P10         GND           GND         GND         P19         GND           GND         GND         P24         GND           GND         GND         T21         GND <td>GND</td> <td>GND</td> <td>J19</td> <td>GND</td>	GND	GND	J19	GND
GND         GND         K10         GND           GND         GND         K12         GND           GND         GND         L11         GND           GND         GND         L13         GND           GND         GND         L17         GND           GND         GND         L2         GND           GND         GND         L6         GND           GND         GND         M10         GND           GND         GND         M10         GND           GND         GND         M11         GND           GND         GND         M14         GND           GND         GND         M14         GND           GND         GND         M11         GND           GND         GND         M11         GND           GND         GND         M11         GND           GND         GND         P10         GND           GND         GND         P14         GND           GND         GND         P19         GND           GND         GND         P24         GND           GND         GND         T21         GND </td <td>GND</td> <td>GND</td> <td>J4</td> <td>GND</td>	GND	GND	J4	GND
GND         GND         K12         GND           GND         GND         L11         GND           GND         GND         L13         GND           GND         GND         L17         GND           GND         GND         L2         GND           GND         GND         L6         GND           GND         GND         L9         GND           GND         GND         M10         GND           GND         GND         M12         GND           GND         GND         M14         GND           GND         GND         M21         GND           GND         GND         M11         GND           GND         GND         M13         GND           GND         GND         P10         GND           GND         GND         P19         GND           GND         GND         P19         GND           GND         GND         P2         GND           GND         GND         T2         GND           GND         GND         T2         GND           GND         GND         T21         GND	GND	GND	J9	GND
GND         GND         L11         GND           GND         GND         L13         GND           GND         GND         L17         GND           GND         GND         L2         GND           GND         GND         L6         GND           GND         GND         L9         GND           GND         GND         M10         GND           GND         GND         M12         GND           GND         GND         M14         GND           GND         GND         M21         GND           GND         GND         M11         GND           GND         GND         M13         GND           GND         GND         P10         GND           GND         GND         P14         GND           GND         GND         P19         GND           GND         GND         P2         GND           GND         GND         P3         GND           GND         GND         T2         GND           GND         GND         T21         GND           GND         GND         U17         GND	GND	GND	K10	GND
GND         GND         L13         GND           GND         GND         L17         GND           GND         GND         L2         GND           GND         GND         L6         GND           GND         GND         L9         GND           GND         GND         M10         GND           GND         GND         M12         GND           GND         GND         M14         GND           GND         GND         M11         GND           GND         GND         M13         GND           GND         GND         P10         GND           GND         GND         P14         GND           GND         GND         P19         GND           GND         GND         P2         GND           GND         GND         P3         GND           GND         GND         T2         GND           GND         GND         T21         GND           GND         GND         T21         GND           GND         GND         W10         GND           GND         GND         W10         GND	GND	GND	K12	GND
GND         GND         L17         GND           GND         GND         L2         GND           GND         GND         L6         GND           GND         GND         L9         GND           GND         GND         M10         GND           GND         GND         M12         GND           GND         GND         M14         GND           GND         GND         M11         GND           GND         GND         M13         GND           GND         GND         P10         GND           GND         GND         P14         GND           GND         GND         P19         GND           GND         GND         P4         GND           GND         GND         P9         GND           GND         GND         T2         GND           GND         GND         T21         GND           GND         GND         U17         GND           GND         GND         W10         GND           GND         GND         W10         GND           GND         GND         W14         GND	GND	GND	L11	GND
GND         GND         L2         GND           GND         GND         L6         GND           GND         GND         L9         GND           GND         GND         M10         GND           GND         GND         M12         GND           GND         GND         M21         GND           GND         GND         M21         GND           GND         GND         M13         GND           GND         GND         P10         GND           GND         GND         P14         GND           GND         GND         P19         GND           GND         GND         P19         GND           GND         GND         P19         GND           GND         GND         T12         GND           GND         GND         T2         GND           GND         GND         T21         GND           GND         GND         U17         GND           GND         GND         W10         GND           GND         GND         W14         GND           GND         GND         W14         GND <td>GND</td> <td>GND</td> <td>L13</td> <td>GND</td>	GND	GND	L13	GND
GND         GND         L6         GND           GND         GND         L9         GND           GND         GND         M10         GND           GND         GND         M12         GND           GND         GND         M14         GND           GND         GND         M21         GND           GND         GND         M11         GND           GND         GND         M13         GND           GND         GND         P10         GND           GND         GND         P14         GND           GND         GND         P19         GND           GND         GND         P9         GND           GND         GND         T12         GND           GND         GND         T21         GND           GND         GND         U17         GND           GND         GND         W10         GND           GND         GND         W10         GND           GND         GND         W14         GND           GND         GND         W14         GND           GND         GND         Y20         GND <td>GND</td> <td>GND</td> <td>L17</td> <td>GND</td>	GND	GND	L17	GND
GND         GND         L9         GND           GND         GND         M10         GND           GND         GND         M12         GND           GND         GND         M14         GND           GND         GND         M21         GND           GND         GND         M11         GND           GND         GND         M13         GND           GND         GND         P10         GND           GND         GND         P14         GND           GND         GND         P19         GND           GND         GND         P9         GND           GND         GND         T12         GND           GND         GND         T2         GND           GND         GND         T21         GND           GND         GND         U17         GND           GND         GND         W10         GND           GND         GND         W14         GND           GND         GND         W14         GND           GND         GND         W14         GND           GND         GND         Y20         GND <td>GND</td> <td>GND</td> <td>L2</td> <td>GND</td>	GND	GND	L2	GND
GND         GND         M10         GND           GND         GND         M12         GND           GND         GND         M14         GND           GND         GND         M21         GND           GND         GND         N11         GND           GND         GND         P10         GND           GND         GND         P14         GND           GND         GND         P19         GND           GND         GND         P4         GND           GND         GND         P9         GND           GND         GND         T2         GND           GND         GND         T21         GND           GND         GND         U17         GND           GND         GND         U17         GND           GND         GND         W10         GND           GND         GND         W14         GND <td>GND</td> <td>GND</td> <td>L6</td> <td>GND</td>	GND	GND	L6	GND
GND         GND         M12         GND           GND         GND         M14         GND           GND         GND         M21         GND           GND         GND         N11         GND           GND         GND         P10         GND           GND         GND         P10         GND           GND         GND         P14         GND           GND         GND         P19         GND           GND         GND         P9         GND           GND         GND         T12         GND           GND         GND         T21         GND           GND         GND         U17         GND           GND         GND         W10         GND           GND         GND         W10         GND           GND         GND         W10         GND           GND         GND         W14         GND           GND         GND         Y20         GND           GND         GND         Y3         GND           VCCAUX         DONE         Y19         CONFIG	GND	GND	L9	GND
GND         GND         M14         GND           GND         GND         M21         GND           GND         GND         N11         GND           GND         GND         N13         GND           GND         GND         P10         GND           GND         GND         P14         GND           GND         GND         P19         GND           GND         GND         P9         GND           GND         GND         T12         GND           GND         GND         T21         GND           GND         GND         U17         GND           GND         GND         W10         GND           GND         GND         W10         GND           GND         GND         W14         GND           GND         GND         W14         GND           GND         GND         Y20         GND           GND         GND         Y3         GND           VCCAUX         DONE         Y19         CONFIG           VCCAUX         PROG_B         C4         CONFIG	GND	GND	M10	GND
GND         GND         M21         GND           GND         GND         N11         GND           GND         GND         N13         GND           GND         GND         P10         GND           GND         GND         P14         GND           GND         GND         P19         GND           GND         GND         P9         GND           GND         GND         T2         GND           GND         GND         T21         GND           GND         GND         U17         GND           GND         GND         W10         GND           GND         GND         W10         GND           GND         GND         W14         GND           GND         GND         W14         GND           GND         GND         W14         GND           GND         GND         Y20         GND           GND         GND         Y3         GND           VCCAUX         DONE         Y19         CONFIG	GND	GND	M12	GND
GND         GND         N11         GND           GND         GND         N13         GND           GND         GND         P10         GND           GND         GND         P14         GND           GND         GND         P19         GND           GND         GND         P9         GND           GND         GND         T12         GND           GND         GND         T2         GND           GND         GND         T21         GND           GND         GND         U17         GND           GND         GND         W10         GND           GND         GND         W14         GND           GND         GND         W14         GND           GND         GND         Y20         GND           GND         GND         Y3         GND           VCCAUX         DONE         Y19         CONFIG           VCCAUX         PROG_B         C4         CONFIG	GND	GND	M14	GND
GND         GND         N13         GND           GND         GND         P10         GND           GND         GND         P14         GND           GND         GND         P19         GND           GND         GND         P9         GND           GND         GND         T12         GND           GND         GND         T21         GND           GND         GND         U17         GND           GND         GND         U6         GND           GND         GND         W10         GND           GND         GND         W14         GND           GND         GND         Y20         GND           GND         GND         Y3         GND           VCCAUX         DONE         Y19         CONFIG           VCCAUX         PROG_B         C4         CONFIG	GND	GND	M21	GND
GND         GND         P10         GND           GND         GND         P14         GND           GND         GND         P19         GND           GND         GND         P4         GND           GND         GND         P9         GND           GND         GND         T2         GND           GND         GND         T21         GND           GND         GND         U17         GND           GND         GND         U6         GND           GND         GND         W10         GND           GND         GND         W14         GND           GND         GND         Y20         GND           GND         GND         Y3         GND           VCCAUX         DONE         Y19         CONFIG           VCCAUX         PROG_B         C4         CONFIG	GND	GND	N11	GND
GND         GND         P14         GND           GND         GND         P19         GND           GND         GND         P4         GND           GND         GND         P9         GND           GND         GND         T12         GND           GND         GND         T21         GND           GND         GND         U17         GND           GND         GND         U6         GND           GND         GND         W10         GND           GND         GND         W14         GND           GND         GND         Y20         GND           GND         GND         Y3         GND           VCCAUX         DONE         Y19         CONFIG           VCCAUX         PROG_B         C4         CONFIG	GND	GND	N13	GND
GND         GND         P19         GND           GND         GND         P4         GND           GND         GND         P9         GND           GND         GND         T12         GND           GND         GND         T21         GND           GND         GND         U17         GND           GND         GND         U6         GND           GND         GND         W10         GND           GND         GND         W14         GND           GND         GND         Y20         GND           GND         GND         Y3         GND           VCCAUX         DONE         Y19         CONFIG           VCCAUX         PROG_B         C4         CONFIG	GND	GND	P10	GND
GND         GND         P4         GND           GND         GND         P9         GND           GND         GND         T12         GND           GND         GND         T2         GND           GND         GND         U17         GND           GND         GND         U6         GND           GND         GND         W10         GND           GND         GND         W14         GND           GND         GND         Y20         GND           GND         GND         Y3         GND           VCCAUX         DONE         Y19         CONFIG           VCCAUX         PROG_B         C4         CONFIG	GND	GND	P14	GND
GND         GND         P9         GND           GND         GND         T12         GND           GND         GND         T2         GND           GND         GND         T21         GND           GND         GND         U17         GND           GND         GND         W10         GND           GND         GND         W14         GND           GND         GND         Y20         GND           GND         GND         Y3         GND           VCCAUX         DONE         Y19         CONFIG           VCCAUX         PROG_B         C4         CONFIG	GND	GND	P19	GND
GND         GND         T12         GND           GND         GND         T2         GND           GND         GND         T21         GND           GND         GND         U17         GND           GND         GND         W10         GND           GND         GND         W14         GND           GND         GND         Y20         GND           GND         GND         Y3         GND           VCCAUX         DONE         Y19         CONFIG           VCCAUX         PROG_B         C4         CONFIG	GND	GND	P4	GND
GND         GND         T2         GND           GND         GND         T21         GND           GND         GND         U17         GND           GND         GND         U6         GND           GND         GND         W10         GND           GND         GND         W14         GND           GND         GND         Y20         GND           GND         GND         Y3         GND           VCCAUX         DONE         Y19         CONFIG           VCCAUX         PROG_B         C4         CONFIG	GND	GND	P9	GND
GND         GND         T21         GND           GND         GND         U17         GND           GND         GND         U6         GND           GND         GND         W10         GND           GND         GND         W14         GND           GND         GND         Y20         GND           GND         GND         Y3         GND           VCCAUX         DONE         Y19         CONFIG           VCCAUX         PROG_B         C4         CONFIG	GND	GND	T12	GND
GND         GND           GND         U6           GND         W10           GND         W10           GND         GND           GND         W14           GND         GND           GND         Y20           GND         Y3           GND         Y3           VCCAUX         DONE           VCCAUX         PROG_B           C4         CONFIG	GND	GND	T2	GND
GND         GND           GND         W10         GND           GND         W14         GND           GND         GND         Y20         GND           GND         GND         Y3         GND           VCCAUX         DONE         Y19         CONFIG           VCCAUX         PROG_B         C4         CONFIG	GND	GND	T21	GND
GND         GND           GND         GND           GND         W14           GND         GND           GND         Y20           GND         GND           VCCAUX         DONE           VCCAUX         PROG_B           C4         CONFIG	GND	GND	U17	GND
GND         GND         W14         GND           GND         GND         Y20         GND           GND         GND         Y3         GND           VCCAUX         DONE         Y19         CONFIG           VCCAUX         PROG_B         C4         CONFIG	GND	GND	U6	GND
GND         GND         Y20         GND           GND         GND         Y3         GND           VCCAUX         DONE         Y19         CONFIG           VCCAUX         PROG_B         C4         CONFIG	GND	GND	W10	GND
GND         GND         Y3         GND           VCCAUX         DONE         Y19         CONFIG           VCCAUX         PROG_B         C4         CONFIG	GND	GND	W14	GND
VCCAUXDONEY19CONFIGVCCAUXPROG_BC4CONFIG	GND	GND	Y20	GND
VCCAUX PROG_B C4 CONFIG	GND	GND	Y3	GND
	VCCAUX	DONE	Y19	CONFIG
VCCALIV TCV	VCCAUX	PROG_B	C4	CONFIG
VOCAUN TON AZT JIAG	VCCAUX	TCK	A21	JTAG
VCCAUX TDI F5 JTAG	VCCAUX	TDI	F5	JTAG
VCCAUX TDO E19 JTAG	VCCAUX	TDO	E19	JTAG
VCCAUX TMS D4 JTAG		TMS	D4	
VCCAUX VCCAUX D12 VCCAUX	VCCAUX	VCCAUX	D12	VCCAUX



Table 72: Spartan-3AN FGG484 Pinout (Continued)

			-
Bank	Pin Name	FG484 Ball	Туре
VCCAUX	VCCAUX	E18	VCCAUX
VCCAUX	VCCAUX	E5	VCCAUX
VCCAUX	VCCAUX	H11	VCCAUX
VCCAUX	VCCAUX	L4	VCCAUX
VCCAUX	VCCAUX	M19	VCCAUX
VCCAUX	VCCAUX	P11	VCCAUX
VCCAUX	VCCAUX	V18	VCCAUX
VCCAUX	VCCAUX	V5	VCCAUX
VCCAUX	VCCAUX	W11	VCCAUX
VCCINT	VCCINT	J10	VCCINT
VCCINT	VCCINT	J12	VCCINT
VCCINT	VCCINT	K11	VCCINT
VCCINT	VCCINT	K13	VCCINT
VCCINT	VCCINT	K9	VCCINT
VCCINT	VCCINT	L10	VCCINT
VCCINT	VCCINT	L12	VCCINT
VCCINT	VCCINT	L14	VCCINT
VCCINT	VCCINT	M11	VCCINT
VCCINT	VCCINT	M13	VCCINT
VCCINT	VCCINT	M9	VCCINT
VCCINT	VCCINT	N10	VCCINT
VCCINT	VCCINT	N12	VCCINT
VCCINT	VCCINT	N14	VCCINT
VCCINT	VCCINT	P13	VCCINT

Table 73 indicates how the user-I/O pins are distributed between the four I/O banks on the FGG484 package. The AWAKE pin is counted as a Dual-Purpose I/O.

Table 73: User I/Os Per Bank for the XC3S700AN in the FGG484 Package

Package			All Possible I/O Pins by Type				
Edge	I/O Bank	Maximum I/O	I/O	INPUT	DUAL	VREF	CLK
Тор	0	92	58	17	1	8	8
Right	1	94	33	15	30	8	8
Bottom	2	92	42	12	21	9	8
Left	3	94	61	17	0	8	8
TOTAL		372	194	61	52	33	32

## **Footprint Migration Differences**

The XC3S700AN is the only Spartan-3AN FPGA offered in the FGG484 package.

The XC3S700AN FPGA is pin compatible with the Spartan-3A XC3S700A FPGA in the FG(G)484 package, although the Spartan-3A FPGA requires an external configuration source.



#### **FGG484 Footprint**

# Left Half of FGG484 Package (top view)

1/0: Unrestricted, general-purpose user I/O

61 | INPUT: Unrestricted, general-purpose input pin

52 DUAL: Configuration, AWAKE pins, then possible user I/O

VREF: User I/O or input voltage reference for bank

32 CLK: User I/O, input, or clock buffer input

3 CONFIG: Dedicated configuration pins, SUSPEND pin

JTAG: Dedicated JTAG port pins

**GND:** Ground

VCCO: Output voltage supply for bank

15 VCCINT: Internal core supply voltage (+1.2V)

VCCAUX: Auxiliary supply voltage (+3.3V)

3 N.C.: Not connected.




Figure 21: XC3S700AN FPGA in FGG484 Package Footprint (top view)



				Bank (							
12 //O	13 I/O	14 I/O	15 I/O	16 I/O	17 I/O	18 I/O	19 I/O	20 I/O	21	22	
L18P_0 GCLK6	L16N_0	L13N_0	L12N_0 VREF_0	L12P_0	L10N_0	L05N_0	L06N_0	L03N_0	TCK	GND	A
GND	<b>I/O</b> L16P_0	VCCO_0	<b>I/O</b> L13P_0	GND	<b>I/O</b> L10P_0	VCCO_0	I/O L06P_0 VREF_0	<b>I/O</b> L03P_0	I/O L45N_1 A23	I/O L45P_1 A22	В
<b>I/O</b> L17P_0 GCLK4	<b>I/O</b> L15N_0	<b>I/O</b> L09P_0	<b>I/O</b> L11N_0	I/O L08N_0	<b>I/O</b> L07N_0	<b>I/O</b> L05P_0	<b>I/O</b> L02N_0	GND	<b>I/O</b> L44N_1 A21	<b>I/O</b> L44P_1 A20	С
VCCAUX	<b>I/O</b> L15P_0	GND	<b>I/O</b> L11P_0	<b>I/O</b> L08P_0	<b>I/O</b> L07P_0	<b>I/O</b> L01N_0	I/O L02P_0 VREF_0	<b>I/O</b> L42N_1	<b>I/O</b> L42P_1	<b>I/O</b> L41N_1	D
I/O L17N_0 GCLK5	<b>I/O</b> L14N_0	<b>I/O</b> L09N_0	<b>I/O</b> L04P_0	INPUT	<b>I/O</b> L01P_0	VCCAUX	TDO	<b>I/O</b> L38P_1	VCCO_1	<b>I/O</b> L41P_1	E
INPUT	<b>I/O</b> L14P_0	VCCO_0	<b>I/O</b> L04N_0	INPUT	GND	<b>I/O</b> L40N_1	<b>I/O</b> L40P_1	<b>I/O</b> L38N_1	<b>I/O</b> L34N_1 A19	I/O L34P_1 A18	F
INPUT	INPUT	INPUT	INPUT	INPUT	I/O L46N_1 A25	I/O L46P_1 A24	<b>I/O</b> L36P_1	<b>I/O</b> L36N_1	GND	I/O L30N_1 A15	G
INPUT VREF_0	INPUT	INPUT	INPUT L47N_1	INPUT L47P_1 VREF_1	INPUT L39P_1	INPUT L39N_1	<b>I/O</b> L37N_1	I/O L33N_1 A17	I/O L33P_1 A16	I/O L30P_1 A14	н
VCCINT	GND	GND	INPUT L43N_1 VREF_1	INPUT L43P_1	VCCO_1	<b>I/O</b> L37P_1	GND	I/O L29N_1 A13	I/O L29P_1 A12	I/O L26N_1 A11	J
GND	VCCINT	INPUT L35P_1 VREF_1	INPUT L35N_1	INPUT L31N_1	<b>I/O</b> L32P_1	<b>I/O</b> L32N_1	I/O L25N_1 RHCLK7	I/O L25P_1 IRDY1 RHCLK6	VCCO_1	I/O L26P_1 A10	к
VCCINT	GND	VCCINT	INPUT L31P_1	INPUT L27N_1	GND	<b>I/O</b> L28P_1	<b>I/O</b> L28N_1	I/O L22N_1 TRDY1 RHCLK3	<b>I/O</b> L22P_1 RHCLK2	<b>I/O</b> L21N_1 RHCLK1	r ank 1
GND	VCCINT	GND	INPUT L27P_1 VREF_1	INPUT L23N_1	INPUT L23P_1	I/O L24P_1 RHCLK4	VCCAUX	<b>I/O</b> L24N_1 RHCLK5	GND	I/O L21P_1 RHCLK0	Ваг
VCCINT	GND	VCCINT	INPUT L16P_1	INPUT L16N_1 VREF_1	<b>I/O</b> L20N_1 A9	I/O L20P_1 A8	I/O L19N_1 A7	I/O L19P_1 A6	<b>I/O</b> L18N_1 A5	I/O L18P_1 A4	N
INPUT	VCCINT	GND	INPUT L08P_1	INPUT L08N_1	VCCO_1	<b>I/O</b> L17N_1 A3	GND	<b>I/O</b> L15P_1	VCCO_1	I/O L15N_1 VREF_1	Р
INPUT VREF_2	INPUT VREF_2	INPUT VREF_2	INPUT L04P_1	INPUT L04N_1 VREF_1	INPUT L12P_1	INPUT L12N_1 VREF_1	<b>I/O</b> L17P_1 A2	<b>I/O</b> L13P_1	<b>I/O</b> L14P_1	<b>I/O</b> L14N_1	R
GND	INPUT	INPUT	INPUT VREF_2	INPUT VREF_2	I/O L03P_1 A0	I/O L03N_1 A1	<b>I/O</b> L13N_1	<b>I/O</b> L11P_1	GND	<b>I/O</b> L11N_1	т
I/O L20N_2 GCLK3	<b>I/O</b> L26N_2 D3	VCCO_2	INPUT	N.C.	GND	SUSPEND	<b>I/O</b> L10N_1	<b>I/O</b> L10P_1	<b>I/O</b> L09N_1	<b>I/O</b> L09P_1	U
<b>I/O</b> L20P_2 GCLK2	I/O L26P_2 INIT_B	<b>I/O</b> L30P_2	<b>I/O</b> L30N_2	<b>I/O</b> L31N_2	<b>I/O</b> L33N_2	VCCAUX	<b>I/O</b> L06P_1	<b>I/O</b> L06N_1	VCCO_1	<b>I/O</b> L07N_1	v
<b>I/O</b> L18P_2 GCLK14	<b>I/O</b> L23P_2	GND	<b>I/O</b> L25P_2	<b>I/O</b> L31P_2	<b>I/O</b> L34N_2	<b>I/O</b> L33P_2	I/O L02P_1 LDC1	I/O L02N_1 LDC0	<b>I/O</b> L05N_1	<b>I/O</b> L07P_1	w
<b>I/O</b> L18N_2 GCLK15	<b>I/O</b> L21N_2	<b>I/O</b> L23N_2	<b>I/O</b> L25N_2	<b>I/O</b> L27N_2	<b>I/O</b> L28N_2 D1	<b>I/O</b> L34P_2	DONE	GND	I/O L01N_1 LDC2	<b>I/O</b> L05P_1	Υ
<b>I/O</b> L19P_2 GCLK0	VCCO_2	<b>I/O</b> L22P_2	<b>I/O</b> L24N_2 DOUT	GND	I/O L28P_2 D2	VCCO_2	<b>I/O</b> L32N_2	I/O L36N_2 CCLK	<b>I/O</b> L35N_2	I/O L01P_1 HDC	A A
I/O L19N_2 GCLK1	<b>I/O</b> L21P_2	I/O L22N_2 MOSI CSI_B	I/O L24P_2 AWAKE	<b>I/O</b> L27P_2	<b>I/O</b> L29P_2	<b>I/O</b> L29N_2	<b>I/O</b> L32P_2	I/O L36P_2 D0 DIN/MISO	<b>I/O</b> L35P_2	GND	A B
				Bar	nk 2					DS557-4	1_02_022607

Right Half of FGG484 Package (top view)



### FGG676: 676-ball Fine-pitch Ball Grid Array

The 676-ball fine-pitch ball grid array, FGG676, supports the XC3S1400AN FPGA.

Table 74 lists all the FGG676 package pins. They are sorted by bank number and then by pin name. Pairs of pins that form a differential I/O pair appear together in the table. The table also shows the pin number for each pin and the pin type, as defined earlier.

An electronic version of this package pinout table and footprint diagram is available for download from the Xilinx website at

www.xilinx.com/support/documentation/data\_sheets/s3a\_pin.zip.

Table 74: Spartan-3AN FGG676 Pinout

Bank	Pin Name	FG676 Ball	Туре
0	IO_L01N_0	F20	I/O
0	IO_L01P_0	G20	I/O
0	IO_L02N_0	F19	I/O
0	IO_L02P_0/VREF_0	G19	VREF
0	IO_L05N_0	C22	I/O
0	IO_L05P_0	D22	I/O
0	IO_L06N_0	C23	I/O
0	IO_L06P_0	D23	I/O
0	IO_L07N_0	A22	I/O
0	IO_L07P_0	B23	I/O
0	IO_L08N_0	G17	I/O
0	IO_L08P_0	H17	I/O
0	IO_L09N_0	B21	I/O
0	IO_L09P_0	C21	I/O
0	IO_L10N_0	D21	I/O
0	IO_L10P_0	E21	I/O
0	IO_L11N_0	C20	I/O
0	IO_L11P_0	D20	I/O
0	IO_L12N_0	K16	I/O
0	IO_L12P_0	J16	I/O
0	IO_L13N_0	E17	I/O
0	IO_L13P_0	F17	I/O
0	IO_L14N_0	A20	I/O
0	IO_L14P_0/VREF_0	B20	VREF
0	IO_L15N_0	A19	I/O
0	IO_L15P_0	B19	I/O
0	IO_L16N_0	H15	I/O
0	IO_L16P_0	G15	I/O
0	IO_L17N_0	C18	I/O
0	IO_L17P_0	D18	I/O

Table 74: Spartan-3AN FGG676 Pinout (Continued)

Bank	Pin Name	FG676 Ball	Туре
0	IO_L18N_0	A18	I/O
0	IO_L18P_0	B18	I/O
0	IO_L19N_0	B17	I/O
0	IO_L19P_0	C17	I/O
0	IO_L20N_0/VREF_0	E15	VREF
0	IO_L20P_0	F15	I/O
0	IO_L21N_0	C16	I/O
0	IO_L21P_0	D17	I/O
0	IO_L22N_0	C15	I/O
0	IO_L22P_0	D16	I/O
0	IO_L23N_0	A15	I/O
0	IO_L23P_0	B15	I/O
0	IO_L24N_0	F14	I/O
0	IO_L24P_0	E14	I/O
0	IO_L25N_0/GCLK5	J14	GCLK
0	IO_L25P_0/GCLK4	K14	GCLK
0	IO_L26N_0/GCLK7	A14	GCLK
0	IO_L26P_0/GCLK6	B14	GCLK
0	IO_L27N_0/GCLK9	G13	GCLK
0	IO_L27P_0/GCLK8	F13	GCLK
0	IO_L28N_0/GCLK11	C13	GCLK
0	IO_L28P_0/GCLK10	B13	GCLK
0	IO_L29N_0	B12	I/O
0	IO_L29P_0	A12	I/O
0	IO_L30N_0	C12	I/O
0	IO_L30P_0	D13	I/O
0	IO_L31N_0	F12	I/O
0	IO_L31P_0	E12	I/O
0	IO_L32N_0/VREF_0	D11	VREF
0	IO_L32P_0	C11	I/O
0	IO_L33N_0	B10	I/O
0	IO_L33P_0	A10	I/O
0	IO_L34N_0	D10	I/O
0	IO_L34P_0	C10	I/O
0	IO_L35N_0	H12	I/O
0	IO_L35P_0	G12	I/O
0	IO_L36N_0	B9	I/O
0	IO_L36P_0	A9	I/O
0	IO_L37N_0	D9	I/O
0	IO_L37P_0	E10	I/O
0	IO_L38N_0	B8	I/O
0	IO_L38P_0	A8	I/O
0	IO_L39N_0	K12	I/O



Table 74: Spartan-3AN FGG676 Pinout (Continued)

Bank	Pin Name	FG676 Ball	Туре
0	IO_L39P_0	J12	I/O
0	IO_L40N_0	D8	I/O
0	IO_L40P_0	C8	I/O
0	IO_L41N_0	C6	I/O
0	IO_L41P_0	В6	I/O
0	IO_L42N_0	C7	I/O
0	IO_L42P_0	В7	I/O
0	IO_L43N_0	K11	I/O
0	IO_L43P_0	J11	I/O
0	IO_L44N_0	D6	I/O
0	IO_L44P_0	C5	I/O
0	IO_L45N_0	B4	I/O
0	IO_L45P_0	A4	I/O
0	IO_L46N_0	H10	I/O
0	IO_L46P_0	G10	I/O
0	IO_L47N_0	H9	I/O
0	IO_L47P_0	G9	I/O
0	IO_L48N_0	E7	I/O
0	IO_L48P_0	F7	I/O
0	IO_L51N_0	В3	I/O
0	IO_L51P_0	А3	I/O
0	IO_L52N_0/PUDC_B	G8	DUAL
0	IO_L52P_0/VREF_0	F8	VREF
0	IP_0	A5	INPUT
0	IP_0	A7	INPUT
0	IP_0	A13	INPUT
0	IP_0	A17	INPUT
0	IP_0	A23	INPUT
0	IP_0	C4	INPUT
0	IP_0	D12	INPUT
0	IP_0	D15	INPUT
0	IP_0	D19	INPUT
0	IP_0	E11	INPUT
0	IP_0	E18	INPUT
0	IP_0	E20	INPUT
0	IP_0	F10	INPUT
0	IP_0	G14	INPUT
0	IP_0	G16	INPUT
0	IP_0	H13	INPUT
0	IP_0	H18	INPUT
0	IP_0	J10	INPUT
0	IP_0	J13	INPUT
0	IP_0	J15	INPUT
0	IP_0/VREF_0	D7	VREF

Table 74: Spartan-3AN FGG676 Pinout (Continued)

	•	FG676	,
Bank	Pin Name	Ball	Туре
0	IP_0/VREF_0	D14	VREF
0	IP_0/VREF_0	G11	VREF
0	IP_0/VREF_0	J17	VREF
0	N.C.	A24	N.C.
0	N.C.	B24	N.C.
0	N.C.	D5	N.C.
0	N.C.	E9	N.C.
0	N.C.	F18	N.C.
0	N.C.	E6	N.C.
0	N.C.	F9	N.C.
0	N.C.	G18	N.C.
0	VCCO_0	B5	VCCO
0	VCCO_0	B11	VCCO
0	VCCO_0	B16	VCCO
0	VCCO_0	B22	VCCO
0	VCCO_0	E8	VCCO
0	VCCO_0	E13	VCCO
0	VCCO_0	E19	VCCO
0	VCCO_0	H11	VCCO
0	VCCO_0	H16	VCCO
1	IO_L01N_1/LDC2	Y21	DUAL
1	IO_L01P_1/HDC	Y20	DUAL
1	IO_L02N_1/LDC0	AD25	DUAL
1	IO_L02P_1/LDC1	AE26	DUAL
1	IO_L03N_1/A1	AC24	DUAL
1	IO_L03P_1/A0	AC23	DUAL
1	IO_L04N_1	W21	I/O
1	IO_L04P_1	W20	I/O
1	IO_L05N_1	AC25	I/O
1	IO_L05P_1	AD26	I/O
1	IO_L06N_1	AB26	I/O
1	IO_L06P_1	AC26	I/O
1	IO_L07N_1/VREF_1	AB24	VREF
1	IO_L07P_1	AB23	I/O
1	IO_L08N_1	V19	I/O
1	IO_L08P_1	V18	I/O
1	IO_L09N_1	AA23	I/O
1	IO_L09P_1	AA22	I/O
1	IO_L10N_1	U20	I/O
1	IO_L10P_1	V21	I/O
1	IO_L11N_1	AA25	I/O
1	IO_L11P_1	AA24	I/O
1	IO_L12N_1	U18	I/O
1	IO_L12P_1	U19	I/O



Table 74: Spartan-3AN FGG676 Pinout (Continued)

Bank	Pin Name	FG676 Ball	Туре
1	IO_L13N_1	Y23	I/O
1	IO_L13P_1	Y22	I/O
1	IO_L14N_1	T20	I/O
1	IO_L14P_1	U21	I/O
1	IO_L15N_1	Y25	I/O
1	IO_L15P_1	Y24	I/O
1	IO_L17N_1	T17	I/O
1	IO_L17P_1	T18	I/O
1	IO_L18N_1	V22	I/O
1	IO_L18P_1	W23	I/O
1	IO_L19N_1	V25	I/O
1	IO_L19P_1	V24	I/O
1	IO_L21N_1	U22	I/O
1	IO_L21P_1	V23	I/O
1	IO_L22N_1	R20	I/O
1	IO_L22P_1	R19	I/O
1	IO_L23N_1/VREF_1	U24	VREF
1	IO_L23P_1	U23	I/O
1	IO_L25N_1/A3	R22	DUAL
1	IO_L25P_1/A2	R21	DUAL
1	IO_L26N_1/A5	T24	DUAL
1	IO_L26P_1/A4	T23	DUAL
1	IO_L27N_1/A7	R17	DUAL
1	IO_L27P_1/A6	R18	DUAL
1	IO_L29N_1/A9	R26	DUAL
1	IO_L29P_1/A8	R25	DUAL
1	IO_L30N_1/RHCLK1	P20	RHCLK
1	IO_L30P_1/RHCLK0	P21	RHCLK
1	IO_L31N_1/TRDY1/RHCLK3	P25	RHCLK
1	IO_L31P_1/RHCLK2	P26	RHCLK
1	IO_L33N_1/RHCLK5	N24	RHCLK
1	IO_L33P_1/RHCLK4	P23	RHCLK
1	IO_L34N_1/RHCLK7	N19	RHCLK
1	IO_L34P_1/IRDY1/RHCLK6	P18	RHCLK
1	IO_L35N_1/A11	M25	DUAL
1	IO_L35P_1/A10	M26	DUAL
1	IO_L37N_1	N21	I/O
1	IO_L37P_1	P22	I/O
1	IO_L38N_1/A13	M23	DUAL
1	IO_L38P_1/A12	L24	DUAL
1	IO_L39N_1/A15	N17	DUAL
1	IO_L39P_1/A14	N18	DUAL
1	IO_L41N_1	K26	I/O
1	IO_L41P_1	K25	I/O

Table 74: Spartan-3AN FGG676 Pinout (Continued)

Bank	Pin Name	FG676 Ball	Туре
1	IO_L42N_1/A17	M20	DUAL
1	IO_L42P_1/A16	N20	DUAL
1	IO_L43N_1/A19	J25	DUAL
1	IO_L43P_1/A18	J26	DUAL
1	IO_L45N_1	M22	I/O
1	IO_L45P_1	M21	I/O
1	IO_L46N_1	K22	I/O
1	IO_L46P_1	K23	I/O
1	IO_L47N_1	M18	I/O
1	IO_L47P_1	M19	I/O
1	IO_L49N_1	J22	I/O
1	IO_L49P_1	J23	I/O
1	IO_L50N_1	K21	I/O
1	IO_L50P_1	L22	I/O
1	IO_L51N_1	G24	I/O
1	IO_L51P_1	G23	I/O
1	IO_L53N_1	K20	I/O
1	IO_L53P_1	L20	I/O
1	IO_L54N_1	F24	I/O
1	IO_L54P_1	F25	I/O
1	IO_L55N_1	L17	I/O
1	IO_L55P_1	L18	I/O
1	IO_L56N_1	F23	I/O
1	IO_L56P_1	E24	I/O
1	IO_L57N_1	K18	I/O
1	IO_L57P_1	K19	I/O
1	IO_L58N_1	G22	I/O
1	IO_L58P_1/VREF_1	F22	VREF
1	IO_L59N_1	J20	I/O
1	IO_L59P_1	J19	I/O
1	IO_L60N_1	D26	I/O
1	IO_L60P_1	E26	I/O
1	IO_L61N_1	D24	I/O
1	IO_L61P_1	D25	I/O
1	IO_L62N_1/A21	H21	DUAL
1	IO_L62P_1/A20	J21	DUAL
1	IO_L63N_1/A23	C25	DUAL
1	IO_L63P_1/A22	C26	DUAL
1	IO_L64N_1/A25	G21	DUAL
1	IO_L64P_1/A24	H20	DUAL
1	IP_L16N_1	Y26	INPUT
1	IP_L16P_1	W25	INPUT
1	IP_L20N_1/VREF_1	V26	VREF
1	IP_L20P_1	W26	INPUT



Table 74: Spartan-3AN FGG676 Pinout (Continued)

Bank	Pin Name	FG676 Ball	Туре
1	IP_L24N_1/VREF_1	U26	VREF
1	IP_L24P_1	U25	INPUT
1	IP_L28N_1	R24	INPUT
1	IP_L28P_1/VREF_1	R23	VREF
1	IP_L32N_1	N25	INPUT
1	IP_L32P_1	N26	INPUT
1	IP_L36N_1	N23	INPUT
1	IP_L36P_1/VREF_1	M24	VREF
1	IP_L40N_1	L23	INPUT
1	IP_L40P_1	K24	INPUT
1	IP_L44N_1	H25	INPUT
1	IP_L44P_1/VREF_1	H26	VREF
1	IP_L48N_1	H24	INPUT
1	IP_L48P_1	H23	INPUT
1	IP_L52N_1/VREF_1	G25	VREF
1	IP_L52P_1	G26	INPUT
1	IP_L65N_1	B25	INPUT
1	IP_L65P_1/VREF_1	B26	VREF
1	SUSPEND	V20	PWR MGMT
1	VCCO_1	AB25	VCCO
1	VCCO_1	E25	VCCO
1	VCCO_1	H22	VCCO
1	VCCO_1	L19	VCCO
1	VCCO_1	L25	VCCO
1	VCCO_1	N22	VCCO
1	VCCO_1	T19	VCCO
1	VCCO_1	T25	VCCO
1	VCCO_1	W22	VCCO
2	IO_L01N_2/M0	AD4	DUAL
2	IO_L01P_2/M1	AC4	DUAL
2	IO_L02N_2/CSO_B	AA7	DUAL
2	IO_L02P_2/M2	Y7	DUAL
2	IO_L05N_2	Y9	I/O
2	IO_L05P_2	W9	I/O
2	IO_L06N_2	AF3	I/O
2	IO_L06P_2	AE3	I/O
2	IO_L07N_2	AF4	I/O
2	IO_L07P_2	AE4	I/O
2	IO_L08N_2	AD6	I/O
2	IO_L08P_2	AC6	I/O
2	IO_L09N_2	W10	I/O
2	IO_L09P_2	V10	I/O
2	IO_L10N_2	AE6	I/O

Table 74: Spartan-3AN FGG676 Pinout (Continued)

	•	FG676	,
Bank	Pin Name	Ball	Туре
2	IO_L10P_2	AF5	I/O
2	IO_L11N_2	AE7	I/O
2	IO_L11P_2	AD7	I/O
2	IO_L12N_2	AA10	I/O
2	IO_L12P_2	Y10	I/O
2	IO_L13N_2	U11	1/0
2	IO_L13P_2	V11	1/0
2	IO_L14N_2	AB7	I/O
2	IO_L14P_2	AC8	1/0
2	IO_L15N_2	AC9	I/O
2	IO_L15P_2	AB9	I/O
2	IO_L16N_2	W12	I/O
2	IO_L16P_2	V12	I/O
2	IO_L17N_2/VS2	AA12	DUAL
2	IO_L17P_2/RDWR_B	Y12	DUAL
2	IO_L18N_2	AF8	I/O
2	IO_L18P_2	AE8	I/O
2	IO_L19N_2/VS0	AF9	DUAL
2	IO_L19P_2/VS1	AE9	DUAL
2	IO_L20N_2	W13	I/O
2	IO_L20P_2	V13	I/O
2	IO_L21N_2	AC12	I/O
2	IO_L21P_2	AB12	I/O
2	IO_L22N_2/D6	AF10	DUAL
2	IO_L22P_2/D7	AE10	DUAL
2	IO_L23N_2	AC11	I/O
2	IO_L23P_2	AD11	I/O
2	IO_L24N_2/D4	AE12	DUAL
2	IO_L24P_2/D5	AF12	DUAL
2	IO_L25N_2/GCLK13	Y13	GCLK
2	IO_L25P_2/GCLK12	AA13	GCLK
2	IO_L26N_2/GCLK15	AE13	GCLK
2	IO_L26P_2/GCLK14	AF13	GCLK
2	IO_L27N_2/GCLK1	AA14	GCLK
2	IO_L27P_2/GCLK0	Y14	GCLK
2	IO_L28N_2/GCLK3	AE14	GCLK
2	IO_L28P_2/GCLK2	AF14	GCLK
2	IO_L29N_2	AC14	I/O
2	IO_L29P_2	AD14	I/O
2	IO_L30N_2/MOSI/CSI_B	AB15	DUAL
2	IO_L30P_2	AC15	I/O
2	IO_L31N_2	W15	I/O
2	IO_L31P_2	V14	I/O
2	IO_L32N_2/DOUT	AE15	DUAL



Table 74: Spartan-3AN FGG676 Pinout (Continued)

Bank	Pin Name	FG676 Ball	Туре
2	IO_L32P_2/AWAKE	AD15	PWR MGMT
2	IO_L33N_2	AD17	I/O
2	IO_L33P_2	AE17	I/O
2	IO_L34N_2/D3	Y15	DUAL
2	IO_L34P_2/INIT_B	AA15	DUAL
2	IO_L35N_2	U15	I/O
2	IO_L35P_2	V15	I/O
2	IO_L36N_2/D1	AE18	DUAL
2	IO_L36P_2/D2	AF18	DUAL
2	IO_L37N_2	AE19	I/O
2	IO_L37P_2	AF19	I/O
2	IO_L38N_2	AB16	I/O
2	IO_L38P_2	AC16	I/O
2	IO_L39N_2	AE20	I/O
2	IO_L39P_2	AF20	I/O
2	IO_L40N_2	AC19	I/O
2	IO_L40P_2	AD19	I/O
2	IO_L41N_2	AC20	I/O
2	IO_L41P_2	AD20	I/O
2	IO_L42N_2	U16	I/O
2	IO_L42P_2	V16	I/O
2	IO_L43N_2	Y17	I/O
2	IO_L43P_2	AA17	I/O
2	IO_L44N_2	AD21	I/O
2	IO_L44P_2	AE21	I/O
2	IO_L45N_2	AC21	I/O
2	IO_L45P_2	AD22	I/O
2	IO_L46N_2	V17	I/O
2	IO_L46P_2	W17	I/O
2	IO_L47N_2	AA18	I/O
2	IO_L47P_2	AB18	I/O
2	IO_L48N_2	AE23	I/O
2	IO_L48P_2	AF23	I/O
2	IO_L51N_2	AE25	I/O
2	IO_L51P_2	AF25	I/O
2	IO_L52N_2/CCLK	AE24	DUAL
2	IO_L52P_2/D0/DIN/MISO	AF24	DUAL
2	IP_2	AA19	INPUT
2	IP_2	AB13	INPUT
2	IP_2	AB17	INPUT
2	IP_2	AB20	INPUT
2	IP_2	AC7	INPUT
2	IP_2	AC13	INPUT

Table 74: Spartan-3AN FGG676 Pinout (Continued)

		EC676	
Bank	Pin Name	FG676 Ball	Туре
2	IP_2	AC17	INPUT
2	IP_2	AC18	INPUT
2	IP_2	AD9	INPUT
2	IP_2	AD10	INPUT
2	IP_2	AD16	INPUT
2	IP_2	AF2	INPUT
2	IP_2	AF7	INPUT
2	IP_2	Y11	INPUT
2	IP_2/VREF_2	AA9	VREF
2	IP_2/VREF_2	AA20	VREF
2	IP_2/VREF_2	AB6	VREF
2	IP_2/VREF_2	AB10	VREF
2	IP_2/VREF_2	AC10	VREF
2	IP_2/VREF_2	AD12	VREF
2	IP_2/VREF_2	AF15	VREF
2	IP_2/VREF_2	AF17	VREF
2	IP_2/VREF_2	AF22	VREF
2	IP_2/VREF_2	Y16	VREF
2	N.C.	AA8	N.C.
2	N.C.	AC5	N.C.
2	N.C.	AC22	N.C.
2	N.C.	AD5	N.C.
2	N.C.	Y18	N.C.
2	N.C.	Y19	N.C.
2	N.C.	AD23	N.C.
2	N.C.	W18	N.C.
2	N.C.	Y8	N.C.
2	VCCO_2	AB8	VCCO
2	VCCO_2	AB14	VCCO
2	VCCO_2	AB19	VCCO
2	VCCO_2	AE5	VCCO
2	VCCO_2	AE11	VCCO
2	VCCO_2	AE16	VCCO
2	VCCO_2	AE22	VCCO
2	VCCO_2	W11	VCCO
2	VCCO_2	W16	VCCO
3	IO_L01N_3	J9	I/O
3	IO_L01P_3	J8	I/O
3	IO_L02N_3	B1	I/O
3	IO_L02P_3	B2	I/O
3	IO_L03N_3	H7	I/O
3	IO_L03P_3	G6	I/O
3	IO_L05N_3	K8	I/O
3	IO_L05P_3	K9	I/O



Table 74: Spartan-3AN FGG676 Pinout (Continued)

Bank	Pin Name	FG676 Ball	Туре
3	IO_L06N_3	E4	I/O
3	IO_L06P_3	D3	I/O
3	IO_L07N_3	F4	I/O
3	IO_L07P_3	E3	I/O
3	IO_L09N_3	G4	I/O
3	IO_L09P_3	F5	I/O
3	IO_L10N_3	H6	I/O
3	IO_L10P_3	J7	I/O
3	IO_L11N_3	F2	I/O
3	IO_L11P_3	E1	I/O
3	IO_L13N_3	J6	I/O
3	IO_L13P_3	K7	I/O
3	IO_L14N_3	F3	I/O
3	IO_L14P_3	G3	I/O
3	IO_L15N_3	L9	I/O
3	IO_L15P_3	L10	I/O
3	IO_L17N_3	H1	I/O
3	IO_L17P_3	H2	I/O
3	IO_L18N_3	L7	I/O
3	IO_L18P_3	K6	I/O
3	IO_L19N_3	J4	I/O
3	IO_L19P_3	J5	I/O
3	IO_L21N_3	M9	I/O
3	IO_L21P_3	M10	I/O
3	IO_L22N_3	K4	I/O
3	IO_L22P_3	K5	I/O
3	IO_L23N_3	K2	I/O
3	IO_L23P_3	K3	I/O
3	IO_L25N_3	L3	I/O
3	IO_L25P_3	L4	I/O
3	IO_L26N_3	M7	I/O
3	IO_L26P_3	M8	I/O
3	IO_L27N_3	M3	I/O
3	IO_L27P_3	M4	I/O
3	IO_L28N_3	M6	I/O
3	IO_L28P_3	M5	I/O
3	IO_L29N_3/VREF_3	M1	VREF
3	IO_L29P_3	M2	I/O
3	IO_L30N_3	N4	I/O
3	IO_L30P_3	N5	I/O
3	IO_L31N_3	N2	I/O
3	IO_L31P_3	N1	I/O
3	IO_L32N_3/LHCLK1	N7	LHCLK
3	IO_L32P_3/LHCLK0	N6	LHCLK

Table 74: Spartan-3AN FGG676 Pinout (Continued)

		FG676	_
Bank	Pin Name	Ball	Туре
3	IO_L33N_3/IRDY2/LHCLK3	P2	LHCLK
3	IO_L33P_3/LHCLK2	P1	LHCLK
3	IO_L34N_3/LHCLK5	P3	LHCLK
3	IO_L34P_3/LHCLK4	P4	LHCLK
3	IO_L35N_3/LHCLK7	P10	LHCLK
3	IO_L35P_3/TRDY2/LHCLK6	N9	LHCLK
3	IO_L36N_3	R2	I/O
3	IO_L36P_3/VREF_3	R1	VREF
3	IO_L37N_3	R4	I/O
3	IO_L37P_3	R3	I/O
3	IO_L38N_3	T4	I/O
3	IO_L38P_3	T3	I/O
3	IO_L39N_3	P6	I/O
3	IO_L39P_3	P7	I/O
3	IO_L40N_3	R6	I/O
3	IO_L40P_3	R5	I/O
3	IO_L41N_3	P9	I/O
3	IO_L41P_3	P8	I/O
3	IO_L42N_3	U4	I/O
3	IO_L42P_3 IO_L43N_3	T5	I/O
3	IO_L43N_3 IO_L43P_3/VREF_3	R9 R10	I/O VREF
3	IO_L43P_3/VREF_3	U2	I/O
3	IO_L44N_3	U1	I/O
3	IO_L45N_3	R7	I/O
3	IO_L45P_3	R8	I/O
3	IO_L47N_3	V2	I/O
3	IO_L47P_3	V2 V1	I/O
3	IO_L48N_3	T9	I/O
3	IO_L48P_3	T10	I/O
3	IO_L49N_3	V5	I/O
3	IO_L49P_3	U5	I/O
3	IO_L51N_3	U6	I/O
3	IO_L51P_3	T7	I/O
3	IO_L52N_3	W4	I/O
3	IO_L52P_3	W3	I/O
3	IO_L53N_3	Y2	I/O
3	IO_L53P_3	Y1	I/O
3	IO_L55N_3	AA3	I/O
3	IO_L55P_3	AA2	I/O
3	IO_L56N_3	U8	I/O
3	IO_L56P_3	U7	I/O
3	IO_L57N_3	Y6	I/O
3	IO_L57P_3	Y5	I/O



Table 74: Spartan-3AN FGG676 Pinout (Continued)

Bank	Pin Name	FG676 Ball	Туре
3	IO_L59N_3	V6	I/O
3	IO_L59P_3	V7	I/O
3	IO_L60N_3	AC1	I/O
3	IO_L60P_3	AB1	I/O
3	IO_L61N_3	V8	I/O
3	IO_L61P_3	U9	I/O
3	IO_L63N_3	W6	I/O
3	IO_L63P_3	W7	I/O
3	IO_L64N_3	AC3	I/O
3	IO_L64P_3	AC2	I/O
3	IO_L65N_3	AD2	I/O
3	IO_L65P_3	AD1	I/O
3	IP_L04N_3/VREF_3	C1	VREF
3	IP_L04P_3	C2	INPUT
3	IP_L08N_3	D1	INPUT
3	IP_L08P_3	D2	INPUT
3	IP_L12N_3/VREF_3	H4	VREF
3	IP_L12P_3	G5	INPUT
3	IP_L16N_3	G1	INPUT
3	IP_L16P_3	G2	INPUT
3	IP_L20N_3/VREF_3	J2	VREF
3	IP_L20P_3	J3	INPUT
3	IP_L24N_3	K1	INPUT
3	IP_L24P_3	J1	INPUT
3	IP_L46N_3	V4	INPUT
3	IP_L46P_3	U3	INPUT
3	IP_L50N_3/VREF_3	W2	VREF
3	IP_L50P_3	W1	INPUT
3	IP_L54N_3	Y4	INPUT
3	IP_L54P_3	Y3	INPUT
3	IP_L58N_3/VREF_3	AA5	VREF
3	IP_L58P_3	AA4	INPUT
3	IP_L62N_3	AB4	INPUT
3	IP_L62P_3	AB3	INPUT
3	IP_L66N_3/VREF_3	AE2	VREF
3	IP_L66P_3	AE1	INPUT
3	VCCO_3	AB2	VCCO
3	VCCO_3	E2	VCCO
3	VCCO_3	H5	VCCO
3	VCCO_3	L2	VCCO
3	VCCO_3	L8	VCCO
3	VCCO_3	P5	VCCO
3	VCCO_3	T2	VCCO
3	VCCO_3	Т8	VCCO

Table 74: Spartan-3AN FGG676 Pinout (Continued)

Bank	Pin Name	FG676 Ball	Туре
3	VCCO_3	W5	VCCO
GND	GND	A1	GND
GND	GND	A6	GND
GND	GND	A11	GND
GND	GND	A16	GND
GND	GND	A21	GND
GND	GND	A26	GND
GND	GND	AA1	GND
GND	GND	AA6	GND
GND	GND	AA11	GND
GND	GND	AA16	GND
GND	GND	AA21	GND
GND	GND	AA26	GND
GND	GND	AD3	GND
GND	GND	AD8	GND
GND	GND	AD13	GND
GND	GND	AD18	GND
GND	GND	AD24	GND
GND	GND	AF1	GND
GND	GND	AF6	GND
GND	GND	AF11	GND
GND	GND	AF16	GND
GND	GND	AF21	GND
GND	GND	AF26	GND
GND	GND	C3	GND
GND	GND	C9	GND
GND	GND	C14	GND
GND	GND	C19	GND
GND	GND	C24	GND
GND	GND	F1	GND
GND	GND	F6	GND
GND	GND	F11	GND
GND	GND	F16	GND
GND	GND	F21	GND
GND	GND	F26	GND
GND	GND	H3	GND
GND	GND	H8	GND
GND	GND	H14	GND
GND	GND	H19	GND
GND	GND	J24	GND
GND	GND	K10	GND
GND	GND	K17	GND
GND	GND	L1	GND
GND	GND	L6	GND



Table 74: Spartan-3AN FGG676 Pinout (Continued)

Bank	Pin Name	FG676 Ball	Туре
GND	GND	L11	GND
GND	GND	L13	GND
GND	GND	L15	GND
GND	GND	L21	GND
GND	GND	L26	GND
GND	GND	M12	GND
GND	GND	M14	GND
GND	GND	M16	GND
GND	GND	N3	GND
GND	GND	N8	GND
GND	GND	N11	GND
GND	GND	N15	GND
GND	GND	P12	GND
GND	GND	P16	GND
GND	GND	P19	GND
GND	GND	P24	GND
GND	GND	R11	GND
GND	GND	R13	GND
GND	GND	R15	GND
GND	GND	T1	GND
GND	GND	T6	GND
GND	GND	T12	GND
GND	GND	T14	GND
GND	GND	T16	GND
GND	GND	T21	GND
GND	GND	T26	GND
GND	GND	U10	GND
GND	GND	U13	GND
GND	GND	U17	GND
GND	GND	V3	GND
GND	GND	W8	GND
GND	GND	W14	GND
GND	GND	W19	GND
GND	GND	W24	GND
VCCAUX	DONE	AB21	CONFIG
VCCAUX	PROG_B	A2	CONFIG
VCCAUX	TCK	A25	JTAG
VCCAUX	TDI	G7	JTAG
VCCAUX	TDO	E23	JTAG
VCCAUX	TMS	D4	JTAG
VCCAUX	VCCAUX	AB5	VCCAUX
VCCAUX	VCCAUX	AB11	VCCAUX
VCCAUX	VCCAUX	AB22	VCCAUX
VCCAUX	VCCAUX	E5	VCCAUX

Table 74: Spartan-3AN FGG676 Pinout (Continued)

Bank	Pin Name	FG676 Ball	Туре
VCCAUX	VCCAUX	E16	VCCAUX
VCCAUX	VCCAUX	E22	VCCAUX
VCCAUX	VCCAUX	J18	VCCAUX
VCCAUX	VCCAUX	K13	VCCAUX
VCCAUX	VCCAUX	L5	VCCAUX
VCCAUX	VCCAUX	N10	VCCAUX
VCCAUX	VCCAUX	P17	VCCAUX
VCCAUX	VCCAUX	T22	VCCAUX
VCCAUX	VCCAUX	U14	VCCAUX
VCCAUX	VCCAUX	V9	VCCAUX
VCCINT	VCCINT	K15	VCCINT
VCCINT	VCCINT	L12	VCCINT
VCCINT	VCCINT	L14	VCCINT
VCCINT	VCCINT	L16	VCCINT
VCCINT	VCCINT	M11	VCCINT
VCCINT	VCCINT	M13	VCCINT
VCCINT	VCCINT	M15	VCCINT
VCCINT	VCCINT	M17	VCCINT
VCCINT	VCCINT	N12	VCCINT
VCCINT	VCCINT	N13	VCCINT
VCCINT	VCCINT	N14	VCCINT
VCCINT	VCCINT	N16	VCCINT
VCCINT	VCCINT	P11	VCCINT
VCCINT	VCCINT	P13	VCCINT
VCCINT	VCCINT	P14	VCCINT
VCCINT	VCCINT	P15	VCCINT
VCCINT	VCCINT	R12	VCCINT
VCCINT	VCCINT	R14	VCCINT
VCCINT	VCCINT	R16	VCCINT
VCCINT	VCCINT	T11	VCCINT
VCCINT	VCCINT	T13	VCCINT
VCCINT	VCCINT	T15	VCCINT
VCCINT	VCCINT	U12	VCCINT



Table 75 indicates how the 502 available user-I/O pins are distributed between the four I/O banks on the FGG676 package. The AWAKE pin is counted as a Dual-Purpose I/O.

Table 75: User I/Os Per Bank for the XC3S1400AN in the FGG676 Package

Package			All Possible I/O Pins by Type							
Package Edge	I/O Bank	Maximum I/O	I/O	INPUT	DUAL	VREF	CLK			
Тор	0	120	82	20	1	9	8			
Right	1	130	67	15	30	10	8			
Bottom	2	120	67	14	21	10	8			
Left	3	132	97	18	0	9	8			
TOTAL		502	313	67	52	38	32			

#### **Footprint Migration Differences**

The XC3S1400AN is the only Spartan-3AN FPGA offered in the FGG676 package.

The XC3S1400AN FPGA is pin compatible with the Spartan-3A XC3S1400A FPGA in the FG(G)676 package, although the Spartan-3A FPGA requires an external configuration source.





#### **FGG676 Footprint**

# Left Half of FGG676 Package (top view)

313 I/O: Unrestricted, general-purpose user I/O

67 INPUT: Unrestricted, general-purpose input pin

**52 DUAL:** Configuration, AWAKE pins, then possible user I/O

VREF: User I/O or input voltage reference for bank

32 CLK: User I/O, input, or clock buffer input

3 CONFIG: Dedicated configuration pins, SUSPEND pin

JTAG: Dedicated JTAG port pins

**GND:** Ground

VCCO: Output voltage supply for bank

VCCINT: Internal core supply voltage (+1.2V)

14 VCCAUX: Auxiliary supply voltage (+3.3V)

N.C.: Not connected.




Figure 22: XC3S1400AN FPGA in FGG676 Package Footprint (top view)



14	15	16	17	Bar 18	nk <b>0</b> 19	20	21	22	23	24	25	26	
I/O L26N_0 GCLK7	<b>I/O</b> L23N_0	GND	INPUT	<b>I/O</b> L18N_0	I/O L15N_0	<b>I/O</b> L14N_0	GND	<b>I/O</b> L07N_0	INPUT	N.C.	тск	GND	А
I/O L26P_0 GCLK6	<b>I/O</b> L23P_0	VCCO_0	<b>I/O</b> L19N_0	<b>I/O</b> L18P_0	I/O L15P_0	I/O L14P_0 VREF_0	<b>I/O</b> L09N_0	VCCO_0	<b>I/O</b> L07P_0	N.C.	INPUT L65N_1	INPUT L65P_1 VREF_1	В
GND	<b>I/O</b> L22N_0	<b>I/O</b> L21N_0	<b>I/O</b> L19P_0	<b>I/O</b> L17N_0	GND	<b>I/O</b> L11N_0	<b>I/O</b> L09P_0	I/O L05N_0	I/O L06N_0	GND	I/O L63N_1 A23	<b>I/O</b> L63P_1 A22	С
INPUT VREF_0	INPUT	I/O L22P_0	<b>I/O</b> L21P_0	<b>I/O</b> L17P_0	INPUT	<b>I/O</b> L11P_0	<b>I/O</b> L10N_0	I/O L05P_0	<b>I/O</b> L06P_0	<b>I/O</b> L61N_1	<b>I/O</b> L61P_1	<b>I/O</b> L60N_1	D
<b>I/O</b> L24P_0	I/O L20N_0 VREF_0	VCCAUX	<b>I/O</b> L13N_0	INPUT	VCCO_0	INPUT	<b>I/O</b> L10P_0	VCCAUX	TDO	<b>I/O</b> L56P_1	VCCO_1	<b>I/O</b> L60P_1	E
<b>I/O</b> L24N_0	<b>I/O</b> L20P_0	GND	<b>I/O</b> L13P_0	N.C.	<b>I/O</b> L02N_0	<b>I/O</b> L01N_0	GND	I/O L58P_1 VREF_1	<b>I/O</b> L56N_1	<b>I/O</b> L54N_1	<b>I/O</b> L54P_1	GND	F
INPUT	<b>I/O</b> L16P_0	INPUT	I/O L08N_0	N.C.	I/O L02P_0 VREF_0	<b>I/O</b> L01P_0	<b>I/O</b> L64N_1 A25	<b>I/O</b> L58N_1	<b>I/O</b> L51P_1	<b>I/O</b> L51N_1	INPUT L52N_1 VREF_1	INPUT L52P_1	G
GND	<b>I/O</b> L16N_0	VCCO_0	<b>I/O</b> L08P_0	INPUT	GND	<b>I/O</b> L64P_1 A24	<b>I/O</b> L62N_1 A21	VCCO_1	INPUT L48P_1	INPUT L48N_1	INPUT L44N_1	INPUT L44P_1 VREF_1	н
I/O L25N_0 GCLK5	INPUT	<b>I/O</b> L12P_0	INPUT VREF_0	VCCAUX	<b>I/O</b> L59P_1	<b>I/O</b> L59N_1	<b>I/O</b> L62P_1 A20	<b>I/O</b> L49N_1	<b>I/O</b> L49P_1	GND	<b>I/O</b> L43N_1 A19	<b>I/O</b> L43P_1 A18	J
<b>I/O</b> L25P_0 GCLK4	VCCINT	<b>I/O</b> L12N_0	GND	<b>I/O</b> L57N_1	<b>I/O</b> L57P_1	<b>I/O</b> L53N_1	<b>I/O</b> L50N_1	<b>I/O</b> L46N_1	<b>I/O</b> L46P_1	INPUT L40P_1	<b>I/O</b> L41P_1	<b>I/O</b> L41N_1	к
VCCINT	GND	VCCINT	<b>I/O</b> L55N_1	<b>I/O</b> L55P_1	VCCO_1	<b>I/O</b> L53P_1	GND	<b>I/O</b> L50P_1	INPUT L40N_1	I/O L38P_1 A12	VCCO_1	GND	L
GND	VCCINT	GND	VCCINT	<b>I/O</b> L47N_1	<b>I/O</b> L47P_1	<b>I/O</b> L42N_1 A17	<b>I/O</b> L45P_1	<b>I/O</b> L45N_1	I/O L38N_1 A13	INPUT L36P_1 VREF_1	<b>I/O</b> L35N_1 A11	<b>I/O</b> L35P_1 A10	М
VCCINT	GND	VCCINT	<b>I/O</b> L39N_1 A15	<b>I/O</b> L39P_1 A14	I/O L34N_1 RHCLK7	<b>I/O</b> L42P_1 A16	<b>I/O</b> L37N_1	VCCO_1	INPUT L36N_1	I/O L33N_1 RHCLK5	INPUT L32N_1	INPUT L32P_1	и <del>Х</del>
VCCINT	VCCINT	GND	VCCAUX	I/O L34P_1 IRDY1 RHCLK6	GND	I/O L30N_1 RHCLK1	I/O L30P_1 RHCLK0	<b>I/O</b> L37P_1	I/O L33P_1 RHCLK4	GND	I/O L31N_1 TRDY1 RHCLK <sub>3</sub>	I/O L31P_1 RHCLK2	ъ Bank
VCCINT	GND	VCCINT	<b>I/O</b> L27N_1 A7	<b>I/O</b> L27P_1 A6	<b>I/O</b> L22P_1	<b>I/O</b> L22N_1	<b>I/O</b> L25P_1 A2	I/O L25N_1 A3	INPUT L28P_1 VREF_1	INPUT L28N_1	I/O L29P_1 A8	<b>I/O</b> L29N_1 A9	R
GND	VCCINT	GND	<b>I/O</b> L17N_1	<b>I/O</b> L17P_1	VCCO_1	<b>I/O</b> L14N_1	GND	VCCAUX	<b>I/O</b> L26P_1 A4	I/O L26N_1 A5	VCCO_1	GND	т
VCCAUX	<b>I/O</b> L35N_2	<b>I/O</b> L42N_2	GND	<b>I/O</b> L12N_1	<b>I/O</b> L12P_1	<b>I/O</b> L10N_1	<b>I/O</b> L14P_1	<b>I/O</b> L21N_1	<b>I/O</b> L23P_1	I/O L23N_1 VREF_1	INPUT L24P_1	INPUT L24N_1 VREF_1	U
<b>I/O</b> L31P_2	<b>I/O</b> L35P_2	<b>I/O</b> L42P_2	I/O L46N_2	<b>I/O</b> L08P_1	<b>I/O</b> L08N_1	SUSPEND	<b>I/O</b> L10P_1	<b>I/O</b> L18N_1	<b>I/O</b> L21P_1	<b>I/O</b> L19P_1	<b>I/O</b> L19N_1	INPUT L20N_1 VREF_1	v
GND	<b>I/O</b> L31N_2	VCCO_2	<b>I/O</b> L46P_2	N.C.	GND	<b>I/O</b> L04P_1	<b>I/O</b> L04N_1	VCCO_1	<b>I/O</b> L18P_1	GND	INPUT L16P_1	INPUT L20P_1	w
I/O L27P_2 GCLK0	<b>I/O</b> L34N_2 D3	INPUT VREF_2	<b>I/O</b> L43N_2	N.C.	N.C.	<b>I/O</b> L01P_1 HDC	<b>I/O</b> L01N_1 LDC2	<b>I/O</b> L13P_1	<b>I/O</b> L13N_1	<b>I/O</b> L15P_1	<b>I/O</b> L15N_1	INPUT L16N_1	Y
I/O L27N_2 GCLK1	<b>I/O</b> L34P_2 INIT_B	GND	<b>I/O</b> L43P_2	<b>I/O</b> L47N_2	INPUT	INPUT VREF_2	GND	<b>I/O</b> L09P_1	I/O L09N_1	<b>I/O</b> L11P_1	<b>I/O</b> L11N_1	GND	A A
VCCO_2	I/O L30N_2 MOSI CSI_B	I/O L38N_2	INPUT	<b>I/O</b> L47P_2	VCCO_2	INPUT	DONE	VCCAUX	<b>I/O</b> L07P_1	I/O L07N_1 VREF_1	VCCO_1	I/O L06N_1	A B
<b>I/O</b> L29N_2	<b>I/O</b> L30P_2	<b>I/O</b> L38P_2	INPUT	INPUT	I/O L40N_2	<b>I/O</b> L41N_2	<b>I/O</b> L45N_2	N.C.	I/O L03P_1 A0	I/O L03N_1 A1	<b>I/O</b> L05N_1	<b>I/O</b> L06P_1	A C
<b>I/O</b> L29P_2	I/O L32P_2 AWAKE	INPUT	<b>I/O</b> L33N_2	GND	<b>I/O</b> L40P_2	<b>I/O</b> L41P_2	<b>I/O</b> L44N_2	<b>I/O</b> L45P_2	N.C.	GND	I/O L02N_1 LDC0	<b>I/O</b> L05P_1	A D
I/O L28N_2 GCLK3	I/O L32N_2 DOUT	VCCO_2	I/O L33P_2	I/O L36N_2 D1	<b>I/O</b> L37N_2	<b>I/O</b> L39N_2	<b>I/O</b> L44P_2	VCCO_2	<b>I/O</b> L48N_2	I/O L52N_2 CCLK	<b>I/O</b> L51N_2	I/O L02P_1 LDC1	А Е
I/O L28P_2 GCLK2	INPUT VREF_2	GND	INPUT VREF_2	<b>I/O</b> L36P_2 D2	<b>I/O</b> L37P_2	<b>I/O</b> L39P_2	GND	INPUT VREF_2	<b>I/O</b> L48P_2	I/O L52P_2 D0 DIN/MISO	<b>I/O</b> L51P_2	GND	A F
					Bar	nk 2						DS557-4_	08_042808

Right Half of FGG676 Package (top view)



## **Revision History**

The following table shows the revision history for this document.

Date	Version	Revision
02/26/07	1.0	Initial release.
08/16/07	2.0	Updated for Production release of initial device. Noted that family is available in Pb-free packages only.
09/12/07	2.0.1	Minor updates to text.
09/24/07	2.1	Update thermal characteristics in Table 65.
12/12/07	3.0	Updated to Production status with Production release of final family member, XC3S50AN. Noted that non-Pb-free packages may be available for selected devices. Updated thermal characteristics in Table 65. Updated links.
06/02/08	3.1	Add "Package Overview" section. Removed VREF and INPUT designations and diamond symbols on unconnected N.C. pins for XC3S700AN FG484 in Table 72 and Figure 21 and for XC3S1400AN FGG676 in Table 74 and Figure 22.



www.xilinx.com/spartan