
# Topic 8 Counters

#### **Counters**

- Count up or count down
- Count in different format: binary, decimal, one-hot, ...
- Implemented with flip flops triggered by their clocks
- Counters:
  - Asynchronous counters
  - Synchronous counters


# **Asynchronous Binary Counter – Ripple Counter**

- Flip flops are not triggered by a global clock signal
  - Example: up counter with T flip flops




# **Asynchronous Binary Counter – Ripple Counter**

- Example:
  - Alternative binary ripple counter, with D flip flops, up counter




# **Asynchronous Binary Counter – Ripple Counter**

- Problem with asynchronous counters:
  - Delays caused by each stage timing issues



## **Synchronous Binary Counter**

- A digital circuit that counts binary numbers counter
- An n-bit binary counter can count in binary from 0 up to 2<sup>n</sup>-1 and repeat
- An n-bit binary counter consists of n flip-flops
- All the flip-flops are triggered by (synchronized to) the same clock synchronous counter
- May be implemented by different type of flip-flops
- Example: a 3-bit binary counter can count through this sequence



# **Synchronous Binary Counter Design**

Following the counting sequence

Curre	nt Value	(state)	Next	Value (s	state)
Q2	Q1	Q0	Q2 <sup>+</sup>	Q1 <sup>+</sup>	Q0+
0	0	0	0	0	1
0	0	1	0	1	0
0	1	0	0	1	1
0	1	1	1	0	0
1	0	0	1	0	1
1	0	1	1	1	0
1	1	0	1	1	1
1	1	1	0	0	0

#### Counter Implemented with D Flip-Flop

- Use D flip flops to hold values: Q+ = D upon active edge
- Q and D are the output and input of a D-FF, respectively

Present State		Next State			D flip flop input			
Q2	Q1	Q0	Q2+	Q1+	Q0+	D2	D1	D0
0	0	0	0	0	1	0	0	1
0	0	1	0	1	0	0	1	0
0	1	0	0	1	1	0	1	1
0	1	1	1	0	0	1	0	0
1	0	0	1	0	1	1	0	1
1	0	1	1	1	0	1	1	0
1	1	0	1	1	1	1	1	1
1	1	1	0	0	0	0	0	0

#### Counter Implemented with D Flip-Flop


Drop the columns for Next State


	sent S F out		D flip	o flop i	nputs	Q2	Q1	Q0
Q2	Q1	Q0	D2	D1	D0			
0	0	0	0	0	1			
0	0	1	0	1	0	Co	mbinatio	nal
0	1	0	0	1	1		Circuit	
0	1	1	1	0	0			
1	0	0	1	0	1			
1	0	1	1	1	0	D2	D1	D0
1	1	0	1	1	1			
1	1	1	0	0	0,			

Truth table inputs

Truth table outputs

#### State Registers Implemented with D Flip-Flop





$$D2 = Q2Q1'+Q2Q0'+Q2'Q1Q0 D1 = Q1'Q0+Q1Q0' = Q2(Q1'+Q0')+Q2'Q1Q0 = Q1 \oplus Q0 = Q2(Q1Q0)'+Q2'(Q1Q0) = Q2 \oplus (Q1Q0)$$

$$D1 = \frac{Q1'Q0}{Q0} + \frac{Q1Q0'}{Q0}$$
$$= Q1 \oplus Q0$$


D0					
` `	1Q0				
Q2	00	01	11	10	
0	1	0	0	1	
1	1	0	0	1	
	Γ	)() =	Q0'		


Pre	sent St	ate	D fli	o flop i	nput
Q2	Q1	Q0	D2	D1	D0
0	0	0	0	0	1
0	0	1	0	1	0
0	1	0	0	1	1
0	1	1	1	0	0
1	0	0	1	0	1
1	0	1	1	1	0
1	1	0	1	1	1
1	1	1	0	0	0

The input equation can be generalized as  $Dn = Qn \oplus (Qn-1...Q1Q0)$ 

#### Synchronous Binary Counter with D Flip-Flop

• 3-bit binary counter by D FF






# Synchronous Binary Counter with D Flip-Flop

 3-bit binary counter by D FF Q2 3-bit **Binary** clock Counter Q0 reset reset Q2 Q0 Q1 Combinational part Sequential part Q0 D2 Q2 **D1** Q1 D0 clock-DFF2 DFF1 DFF0 clear Q2 Q10 clear clear 12 reset


#### Verilog Model: Synchronous Binary Counter

```
module counter N bit (clock, reset, Q);
 parameter N = 3; Constant N
 input clock, reset;
 output [N-1:0] Q;
 reg [N-1:0] Q;
 always @ (posedge reset or posedge clock)
   if (reset == 1'b1) Q <= 0;
                    0 <= 0 + 1;
   else
endmodule
```




# **Synchronous Counter with Control Input**


- Control inputs may be added to the flip flops in a binary counter to control the behavior of the counter
- Example:
  - Numbers can be loaded into the counter anytime when the load input is high, thus the count sequence can be customized



# **Synchronous Counter with Control Input**

Binary Counter with Parallel Load control input






## Verilog Model: Counter with Parallel Load


```
module counter N bit (clock, reset, load, Dat, Q);
  parameter N = 3;
  input clock, reset, load;
  input
            [N-1:0] Dat;
  output
            [N-1:0]
                        \circ:
            [N-1:0] Q;
  req
  always @ (posedge reset or posedge clock)
    if (reset == 1'b1) 0 <= 0;
                                                     Q2
                                             Dat2
    else if (load == 1'b1) Q <= Dat;
                                             Dat1 3-bit
                                                     Q1
    else 0 <= 0 + 1;
                                             Dat0 Binary
                                               Counter
endmodule
                                             load
                                      clock-
                                                reset
                                                       16
                                                reset
```

#### **Binary Counter with Count Enable**

- Count Enable (CE) :
  - when CE = 1, counter counts
  - when CE = 0, counter holds the values
- Used to hold the counter to
  - Wait certain acknowledge signal coming from other devices
  - Concatenate small counters into bigger ones
- One bit of a counter with both CE and load implemented



#### **Binary Counter with External Control**



#### **Binary Counter with External Control**


- Function table of the counter with external controls
  - a prioritized hierarchical control structure

reset	load	CE	Action on the rising clock edge		
1	X	X	Clear (Qn <= 0)		
0	1	X	Load (Qn <= Dn)		
0	0	1	Count		
0	0	0	Hold (No Change)		

#### **N-bit Binary Counter**

- An N-bit binary counter with external control signals
- The Count Enable Output (CEO)

CEO = CE 
$$\cdot Q_{N-1} \cdot Q_{N-2} \cdot ... \cdot Q_0$$



#### **Verilog Model: Counter with Count Enable**


```
module counter N bit (clock, reset, load, CE, D, Q, CEO);
  parameter N = 3;
  input clock, reset, load, CE;
  input
            [N-1:0]
                       D:
  output [N-1:0] Q;
  output
                        CEO;
  reg
            [N-1:0] Q;
  always @ (posedge reset or posedge clock)
    if (reset == 1'b1) Q <= 0;
    else if (load == 1'b1) Q <= D;
    else if (CE == 1'b1) Q <= Q + 1;
                                            N-bit Binary
                                             Counter
    else 0 <= 0;
                                         load
  assign CEO = CE \& (\&Q);
                                                    CEO
                                         clock
endmodule
                                               reset
```

## Testbench Written in Verilog

```
module Test Banch;
  parameter half period = 50;
  parameter counter size = 4;
  wire [counter size-1:0] Q;
  req [counter size-1:0] Din;
  reg clock, load, reset, CE;
  counter N bit #(counter size) UUT (clock, reset, load, CE, Din, Q, CEO);
  initial begin
    \#0 clock = 0; Din = 0; load = 0; CE = 1; reset = 1;
   #100 reset = 0;
   #200 Din = 8; load = 1;
   #100 load = 0;
   #300 CE = 0;
   #200 CE = 1;
  end
  always #half period clock = ~clock;
                                                                   22
  initial #2000 $stop;
```

endmodule

#### **Simulation Result**




#### **Synchronous Counter with Any Counting Sequence**

- A counter doesn't have to follow through the entire counting sequence
- Example: BCD (Binary Coded Decimal) counter

Q3	Q2	Q1	Q0	Q3+	Q2+	Q1+	Q0+
0	0	0	0	0	0	0	1
0	0	0	1	0	0	1	0
0	0	1	0	0	0	1	1
0	0	1	1	0	1	0	0
0	1	0	0	0	1	0	1
0	1	0	1	0	1	1	0
0	1	1	0	0	1	1	1
0	1	1	1	1	0	0	0
1	0	0	0	1	0	0	1
1	0	0	1	0	0	0	0
1	0	1	0				
		•					
	1				>	<	
		•					
1	1	1	1				


# 2-Digit BCD Counter

BCD: Binary Coded Decimal



# **Customize Counting Sequence**

What does this circuit do?




_	Q2	Q1	Q0	Q2+	Q1 <sup>+</sup>	Q0+
	0	0	0	0	0	1
	0	0	1	0	1	0
	0	1	0	0	1	1
	0	1	1	1	0	0
	1	0	0	1	0	1
	1	0	1	0	0	0
	1	1	0		Х	
	1	1	1			

- load = Q2Q0, initial number = 000
- The count sequence now becomes  $000 \rightarrow 001 \rightarrow ... \rightarrow 101 \rightarrow 000$


#### **Customize Counting Sequence**

- Numbers can be loaded into the counter anytime when the load input is high (upon active clock edge)
  - Thus the count sequence can be customized
  - Example: a modulo-6 counter (counts 0 to 5)



#### **Customize Counting Sequence**

What does this do?



Q2	Q1	Q0	Q2+	Q1 <sup>+</sup>	Q0+
0	0	0		Х	
0	0	1			
0	1	0	0	1	1
0	1	1	1	0	0
1	0	0	1	0	1
1	0	1	0	1	0
1	1	0		Х	
1	1	1			

- load = Q2Q0, initial number = 010
- The count sequence is


$$\underbrace{000 \rightarrow ... \rightarrow 101}_{\text{In first cycle}} \rightarrow 010 \rightarrow 011 \rightarrow ... \rightarrow 101 \rightarrow 010 \rightarrow ...$$

#### **Clock Divider**


- Slows a clock down by reducing its frequency
  - Generates clock signal with bigger clock cycle
  - Input clock can be slowed by odd or even times
  - For slower devices and lower power consumption
- Generates slower pulses
  - It counts the number of active edges of the input clock signal until the desired number is reached
  - Then it produces output
    - Toggles the output once, or
    - Generates a pulse
  - Starts counting all over again

# Example: Divide by 4

- 4-fold clock divider: 2-bit binary counter
- The clock\_out generates one pulse for every four input clock cycles.
  - So the frequency of the clock\_in is reduced by 4 times
- Q1 serves the same purpose with 50% duty cycle




#### T1 35 T2 75 Tdelta 40



Both have the same slower frequency


## Example: Divide by 6

- $2^2 < 6 < 2^3$ , at least a 3-bit counter
- Countering sequence:  $000 \rightarrow 001 \rightarrow 010 \rightarrow 011 \rightarrow 100 \rightarrow 101 \rightarrow 000$
- The output should be a logic "1" whenever Q2 and Q0 are high
  - clock\_out = load = Q2 & Q0



#### T1 T2 Tdelta

Name clock\_divider clock\_in clock\_out



# Divide by N


- In general, for N-fold Clock Divider
  - $-2^{n-1} < N < 2^n$ , where n is the size of counter
  - N-1 should be the upper bound of the counter's counting sequence, i.e.
    - $0 \rightarrow 1 \rightarrow \dots \rightarrow N-1 \rightarrow 0$
  - Thus the counter should be force back to 0 using load input when it reaches the number N-1
  - If  $B_{N-1}$  is the binary equivalent of decimal number N-1, both load and output clock can be formed by ANDing the bits of '1's in  $B_{N-1}$

#### **Output Synchronization**

- Propagation delay of the output clock:
  - The output of the clock dividers comes from a combinational logic circuit (single AND gate or a net of AND gates in multiple levels)
    - The output will be delayed due to the propagation delay of the gates
    - More level in the gate network cause more delay
  - This kind of output is called asynchronous output or unregistered output or gated output
  - Asynchronous output may cause timing issues if the output is used as a synchronizing signal
    - Clock skew: the difference in the arrival time of clock signal between two sequentially-adjacent registers (wikipedia)
  - One possible solution to reduce clock skew is to synchronize the output by a D flip-flop

#### **Output Synchronization**

Example: a 6-fold clock divider with synchronous output




- Synchronizer delays the input asynchronous signal by up to 1 clock cycle
  - But aligns the synchronized signal with clock
  - Clock skew is not completely removed, only reduced

#### **Ring Counter**

A ring counter is a circular shift register with only one FF being set at any time


<b>w</b> 1	$w_0$	$P_0$	<i>P</i> 1	$\frac{P}{2}$	<i>P</i> <sub>3</sub>
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1

functional table of 2×4 Decoder



# **Ring Counter - Design Alternative**


 A ring counter is a circular shifter with only one FF being set at any time



	Current				N	ext	
1	0	0	0	0	1	0	0
0	1	0	0	0	0	1	0
0	0	1	0	0	0	0	1
0	0	0	1	1	0	0	0
al	all other inputs					X	

## Ring Counter Example: Light Sequencer

- Illuminate 8 lights from right to left, one at a time, one per second
- Use 3-bit up-counter to count from 0 to 7
- Use 3x8 decoder to illuminate appropriate light





#### **Johnson Counter**

- Counting sequence
  - $-1000 \rightarrow 1100 \rightarrow 1110 \rightarrow 1111 \rightarrow 0111 \rightarrow 0011 \rightarrow 0001 \rightarrow 0000 \rightarrow ...$
- In each state transition, only one bit has to be changed
  - less state transition effort
  - but less counting state too

## **Alternative Design of Binary Counter**


- Higher level (Register Transfer Level – RTL) design with combinational and sequential building blocks
  - Register
  - Incrementer
  - N-input AND gate to detect terminal count (TC), TC=1 when terminal number is reached
- Example: up counter






#### **Down-Counter**

- 4-bit down-counter
  - Terminal count is 0000
    - Use NOR gate for to
  - Need decrementer (-1)




## **Up/Down-Counter**

- Can count either up or down
  - Includes both incrementer and decrementer
  - Use dir input to select, using 2x1
     MUX, dir=0 means count up
  - Likewise, dir selects appropriate terminal count value



#### Alternative Design of Counter with Control

- Up-counter that can be loaded with external value
  - Designed using 2x1 mux
     Id input selects
     incremented value or
     external value
  - Load the internal register when loading external value or when counting



#### **Counter Application – Timer**

- A type of counter used to measure time
  - If we know the counter's clock frequency and the count, we know the time that's been counted
- Example: Compute car's speed using two sensors
  - First sensor (a) clears and starts timer, second sensor (b) stops timer
  - Assuming clock of 1kHz, timer output represents time to travel between sensors. Knowing the distance, we can compute speed

