

VE370 HW4  
PanChongdan  
516370910121

1. no

2. no

3. Without improvement

$$400 + 100 + 30 + 120 + 200 + 350 + 100 = 1300 \text{ ps}$$

With improvement

$$1300 + 300 = 1600 \text{ ps}$$

4. J format and I format

5.  $200 + 20 + 90 + 90 = 400 \text{ ps}$

6.  $200 + 20 + 90 + 250 + 15 = 575 \text{ ps}$

7. SW needs shorter time than LW

For Beq,  $200 + 20 + 90 + 90 + 10 = 410 \text{ ps}$

So clock cycle time should at least be 575 ps.

We can use a bunch of instructions which will call all blocks.

Start: add \$s0, \$0, \$0

sw \$s0, 0(\$s1)

addi \$s0, \$0, 1

lw \$s0, 0(\$s1)

beq \$s0, 0, start

addi \$s0, \$0, 1

j start

Yes, above test can do all because they use every block and none of them can be stuck at 0 or 1

8. It's a sw instruction so signextend is 1 and shift left 2 is 0

9. 0010

12 add a bre/beq mux and connect with zero from ALU through an or gate, then connect it to branch

13 The control will go through jump as well as write data, and add a mux to connect PC+4 with the write register

14 add a mux before PC and connect it with register