




Ve270 Introduction to Logic Design Homework 9

1. Problem 5.7. (15 points)






—·交大密西根学院·








2. Problem 5.14. (15 points)

Step 1 - Capture a high-level state machine

Inputs: CT, WT (32 bits); clr (bit)

Outputs: W (bit)

Local Registers: tmp0, tmp1, tmp2, tmp3, avg (32 bits)






—·交大密西根学院··



UM-SJTU Joint Institute

Shanghai Jiao Tong University

Step 2 - Create a datapath






一·交大密西根学院·





Step 3 - Connect the datapath to a controller




Step 4 - Derive the controller's FSM

Inputs: CT, WT (32 bits); clr (bit)

Outputs: W (bit)

Local Registers: tmp0, tmp1, tmp2, tmp3, avg (32 bits)






一·交大密西根学院·






3. Problem 5.16 (35 points)



Inputs: go, i_lt_16 (bit)

Outputs: s_clr, i_clr, avg_clr, s_ld, i_ld, a_ld (bit)





─ • 交大密西根学院 •



UM-SJTU Joint Institute

4. Design a circuit called *Receiver* that receives two single bit signals, **Valid** and **Data_in**, from another device called *Transmitter*. The **Valid** signal sent from the *Transmitter* will be a 1-clock cycle pulse. After the *Receiver* receives the **Valid** pulse, it will start receiving 8 bits through port **Data_in**, bit by bit. After the 8 bit information is received, it should be copied into an 8-bit register called **RxReg**.

stepl:

valid count < 6

Valid (count < 6)

Valid (count < 6)

Pone

Count = 0, RxReg = RS




一·交大密西根学院•





Shanghai Jiao Tong University





─•交大密西根学院•



UM-SJTU Joint Institute

Shanghai Jiao Tong University

St 3:

Valid t-et-8

wait Valid vec ct-lt-8

ct-dv=1

ct-dv=1

ct-et-8

RxReg-ld