

Ve270 Introduction to Logic Design


Homework 8

Assigned: July 12, 2018


Due: July 19, 2018, 2:00pm.

The homework should be submitted in hard copies.

- Design a finite state machine described by the following state diagram using D type flip flops. The state machine has one input X and one output Y. (30 Points)



- Create a state table and find equations for the next state and FSM outputs.
- Complete the timing diagrams of states and output Y according to the given inputs.
- Is the FSM self-starting? If not, make it a self-starting FSM.



(a). state table:

in	present state			next state			out
	p_2	p_1	p_0	n_2	n_1	n_0	Y
X							
0	0	0	0	0	0	0	0
0	0	0	1	0	1	1	0
0	0	1	1	0	0	0	0
0	0	1	0	1	1	0	1
0	1	1	0	0	0	0	0
	X				X		
1	0	0	0	0	0	1	0
1	0	0	1	0	1	0	0
1	0	1	1	0	1	0	0
1	0	1	0	0	1	0	1
1	1	1	0	0	1	0	0
	X				X		

⇒

$n_2 \setminus p_1 p_0$	00	01	11	10
$X p_2$				
00	0	0	0	1
01	X	X	X	0
11	X	X	X	0
10	0	0	0	0

$$\Rightarrow n_2 = X' p_2' p_1 p_0'$$

$n_1 \setminus p_1 p_0$	00	01	11	10
$X p_2$				
00	0	1	0	1
01	X	X	X	0
11	X	X	X	1
10	0	1	1	1

$$\Rightarrow n_1 = p_1' p_0 + X p_1 + p_2' p_1 p_0'$$

$Y \setminus p_1 p_0$	00	01	11	10
$X p_2$				
00	0	0	0	1
01	X	X	X	0
11	X	X	X	0
10	0	0	0	1

$$\Rightarrow Y = p_2' p_1 p_0'$$

$n_0 \setminus p_1 p_0$	00	01	11	10
$X p_2$				
00	0	1	0	0
01	X	X	X	0
11	X	X	X	0
10	1	0	0	0

$$\begin{aligned} \Rightarrow n_0 &= X p_1' p_0' + X' p_1' p_0 \\ &= p_1' (X p_0' + X' p_0) = p_1' (X \oplus p_0) \end{aligned}$$

$$\text{so } n_2 = X' p_2' p_1 p_0'$$

$$n_1 = p_1' p_0 + X p_1 + p_2' p_1 p_0'$$

$$n_0 = p_1' (X \oplus p_0)$$

$$Y = p_2' p_1 p_0'$$


(C). we write out the x part:

X	p_2	p_1	p_0	n_2	n_1	n_0	Y	
0	1	0	0	0	0	0	0	✓
0	1	0	1	0	1	1	0	✓
0	1	1	1	0	0	1	0	✓
1	1	0	0	0	0	1	0	✓
1	1	0	1	0	1	0	0	✓
1	1	1	1	0	1	0	0	✓



so all the next state is in

the 000, 001, 010, 011, 110

so it is a self-starting FSM



2. Repeat the same questions as Problem 1 on the following state diagram. (30 Points)



2/4. state table:

In.	Present state			next state			Out
X	P_2	P_1	P_0	n_2	n_1	n_0	Y
0	0	0	0	0	0	0	0
0	0	0	1	0	1	1	0
0	0	1	1	0	0	0	0
0	0	1	0	1	1	0	0
0	1	1	0	0	0	0	0
	X					X	
1	0	0	0	0	0	1	0
1	0	0	1	0	1	0	0
1	0	1	1	0	1	0	0
1	0	1	0	0	0	1	1
1	1	1	0	0	1	0	1
	X					X	

we can the

n_2, n_1, n_0 is the same as the n_2, n_1, n_0 in Q1.

$$\Rightarrow n_2 = X' P_2' P_1 P_0'$$

$$n_1 = P_1' P_0 + X P_1 + P_2' P_1 P_0'$$

$$n_0 = P_1' (X \oplus P_0')$$

$X P_2$	$P_1 P_0$			
	00	01	11	10
00	0	0	0	0
01	X	X	X	0
11	X	X	X	1
10	0	0	0	1

$$\Rightarrow Y = X P_1 P_0'$$


(c). the X part:

X	P_2	P_1	P_0	n_2	n_1	n_0	
0	0	0	0	0	0	0	✓
0	1	0	1	0	1	0	✓
0	1	1	1	0	0	1	✓
1	1	0	0	0	0	1	✓
1	1	0	1	0	1	0	✓
1	1	1	1	0	1	0	✓

all the next state is in

000, 001, 010, 011, 110.

so it is a self-starting FSM



3. Problem 6.17, using implication table method (20 Points)

Reduce the number of states for the FSM in Figure 6.92 by using an implication table.




Figure 6.92: FSM example.

B						
C			D,A			
D	E,F			F,D		
E	E,F				E,F	
F	E,F					E,E
G	B,F					
	C,F					
A	B	C	D	E	F	

First Pass

B						
C			D,A			
D	E,F			F,D		
E	E,F				E,F	
F	E,F					E,E
G	B,F					
	C,F					
A	B	C	D	E	F	

Second Pass


B						
C			D,A			
D	E,F			F,D		
E	E,F				E,F	
F	E,F					E,E
G	B,F					
	C,F					
A	B	C	D	E	F	

Third Pass

B						
C			D,A			
D	E,F			F,D		
E	E,F				E,F	
F	E,F					E,E
G	B,F					
	C,F					
A	B	C	D	E	F	

Fourth and Final Pass

Inputs: i . Outputs: h



4. Problem 6.18 (assuming the next state of S_3 is S_0) (20 Points)

4. ① 2-bit binary:

	P_1	P_0	n_1	n_0	W	X	Y
S_0	0	0	0	1	1	0	0
S_1	0	1	1	0	0	1	0
S_2	1	0	1	1	0	0	1
S_3	1	1	0	0	0	0	0

$$\begin{aligned} n_1 &= P_1'P_0 + P_1P_0' \\ &= P_1 \oplus P_0 \\ n_0 &= P_0' \\ W &= P_1'P_0' \\ X &= P_1'P_0 \\ Y &= P_1P_0' \end{aligned}$$

1 gate delay
8 gate inputs

3-bit output

P_2	P_1	P_0	n_2	n_1	n_0	W	X	Y
1	0	0	0	1	0	1	0	0
0	1	0	0	0	1	0	1	0
0	0	1	0	0	0	0	0	1
0	0	0	1	0	0	0	0	0
...								

$$\begin{aligned} n_2 &= P_2'P_1'P_0' \\ n_1 &= P_2 \\ n_0 &= P_1 \\ W &= P_2 \\ X &= P_1 \\ Y &= P_0 \end{aligned}$$

3 gate inputs
1 gate delay

② One-hot

P_3	P_2	P_1	P_0	n_3	n_2	n_1	n_0	w	x	y
0	0	0	1	0	0	1	0	1	0	0
0	0	1	0	0	1	0	0	0	1	0
0	1	0	0	1	0	0	0	0	0	1
1	0	0	0	0	0	0	1	0	0	0
⋮				X						

$$n_3 = P_2$$

$$n_2 = P_1$$

$$n_1 = P_0$$

$$n_0 = P_3$$

$$w = P_0$$

$$x = P_1$$

$$y = P_2$$

0 gate input

0 gate delay