VE370 HW& Pan Chong dan 5163709/0121

1. Assume it's a 4 two-mad-block cache
The-memory access sequence: D 16 o
Change it to 4-way set associative, it will reduce
miss rate but diminish improvement

3. Assume there are I instructions and Bandwidth is B, then the total cycles are $\frac{b4}{B}$. The data cache penalty is $13\times0.25\times0.02\times(1+\frac{b4}{B})$, similarly, for writing its $13\times0.1\times0.02\times(1+\frac{b4}{B})$ and I penalty is $2.203\times(\frac{b4}{B})$

 $1+1\times[1.3\times0.02\times(0.25+0.1)+0.003]\times(\frac{68}{8}+1)\leq 21$ B>0.784 (Bytels)

 $\frac{4}{C2} = \frac{90}{66} = \frac{15}{11}$

5. Fa PI: Miss rycles: IC x 0.36 x 2.08 x 2.08 x 2.06 = 3.05 IC

CPI = 4.05For P2: Similarly $CPI = 1 + 0.36 \times 0.06 \times \frac{70}{0.9} = 2.68$

ipl is faster

6. AMAT = 3.66 + 3.08x (0.95 x 70 + 5.62) = 6.43(5) 7. CPI=1+ 0.36 x 0.08 x (5.62+0.95 x 70)=66=414 S. P2 is faster 2.68 = 1+ 2.36 xM x (5.62+295 x 70) = 2.66 M=4-3% Set o Set | Set 2 Block Address Cache Irdex Hit/Miss 2. 11 12 11 CPZ=15+207 x/00 x2-15.5 - Doubled: CPI=1.5+14x2=29.5 In half CPI=15+14=2=8.5 ,2, CPT= 1.5+007 x12+0035x 100x 000=15+0 84+7=9.34 Doubled: 16.84 In half: 5.84 (3) CPI= 15+0.07×28+0.015×200×2=.6.46 Doubled: 9.46 In half 496