HW5 Report

Q1.

Verilog Code:

```
module HW6(clk, S, L, SI, D, Q);
24
           input clk, S, L, SI;
           input [3:0]D;
25
           output [3:0]Q;
26
           reg [3:0]Q;
           always @(posedge ~clk)begin
28 🗀
29 🖯
               if(S) begin
      0
                   Q[2:0] = Q[3:1];
                   Q[3]<=SI:
31
32 🗀
               else if (L)Q<=D;
33 🖯
34 🖨
               /*if(!S&&L) Q<=D;
               else if (S)begin
35
                   Q[2:0] <= Q[3:1];
36
                   Q[3] \le SI;
37
38
                    end
39 🗀
40 A O
               else Q<=Q;
               end
41 🗀
           endmodul e
42
```

Stimulation Result:

