VE370 HW4 PanChongdan 516370910121

l. no

2m

3. Without improvement 400+100+30+120+200+350+100=1300 psWith improvement 1300+300=1600 ps

4. I format and I format

5. 200+20+90+90 =400ps

b. 200+20+90+250+15=575ps

7. SW needs shorter time than Lw Far Beg, 200+20+90+90+10=410ps

So clock cycle time should at least be 575 ps.

. We can use a bunch of instructions which will call all blocks.

Start: add \$50,\$0,\$0

sw \$50, 0(\$51)

addi \$50, \$0, 1

Lw \$50, 0 (\$51)

beg \$50,0,5tart

addi \$50, \$0, 1

i Start

Yes, above test can do all because they use everythack and none of them can be stuck at o or 1

o. It is a sw instruction so sign-extend is I and shift left 2 is 0

11, 00/0

12 add a bre/beg mux and cornection with zero from ALU through on a gate-then cornect it to branch
13 The control will go through jump as well as write data, and add a mux to connect PC+4 with the write register 14 add a mux before PC and connect it with register