

## Summer-2019 UM-SJTU JI Ve311 Homework #6

Instructor: Dr. Chang-Ching Tu


Due: 10:00 am, July 11, 2019 (Thursday) in class

Note:

- (1) Please use A4 size papers.
- (2) Please use the SPICE model in page 3 for simulation and calculation.


### 1. [Common-Source with Diode-Connected Load]

- (a) [30%] Assume  $\lambda = 0$  and  $\gamma = 0$ . For  $V_{DD} = 5$  V,  $V_{in} = 1$  V,  $(W_{drawn}/L_{drawn})_2 = 5 \mu\text{m} / 2 \mu\text{m}$  and  $(W_{drawn}/L_{drawn})_1 = x \mu\text{m} / 2 \mu\text{m}$ , what is the value of  $x$  to obtain a voltage gain  $A_v = -5$ ? What is the range of  $V_{in}$  for  $M_1$  to stay in the saturation region?
- (b) [10%] Using the design and biasing condition in (a), plot  $V_{out}$  and  $A_v$  as a function of  $V_{in}$  (from 0 V to 5 V) in Pspice. Compare the hand-calculation results in (a) with the simulation results here.
- (c) [10%] Using the design and biasing conditions in (a), plot  $V_{out}$  as a function of time (from 0 to 0.1 second) in Pspice, when  $V_{in} = 1 + A \times \sin(2\pi 100)$  (V) and  $A = 0.01$  V, 0.1 V and 1 V. What do you observe when the swing of  $V_{in}$  goes beyond the range for  $M_1$  to stay in the saturation region, as calculated in (a)?



2. [Common-Source with Source Degradation]

- (a) [30%] Assume  $\lambda = 0$  and  $\gamma = 0$ . For  $V_{DD} = 5$  V,  $V_{in} = 1.2$  V,  $(W_{drawn}/L_{drawn})_1 = 200 \mu\text{m} / 2 \mu\text{m}$ ,  $R_D = 100 \text{ k}\Omega$  and  $R_S = 20 \text{ k}\Omega$ , what is the voltage gain  $A_v$ ? Does the voltage gain approach  $-R_D / R_S$  as expected?
- (b) [10%] Using the design and biasing condition in (a), plot  $V_{out}$  and  $A_v$  as a function of  $V_{in}$  (from 0 V to 5 V) in Pspice. Compare the hand-calculation results in (a) with the simulation results here.
- (c) [10%] Using the design and biasing conditions in (a), plot  $V_{out}$  as a function of time (from 0 to 0.1 second) in Pspice, when  $V_{in} = 1.2 + A \times \sin(2\pi 100)$  (V) and  $A = 0.01$  V.



---

**NMOS Model**

<b>LEVEL = 1</b>	<b>VTO = 0.7</b>	<b>GAMMA = 0.45</b>	<b>PHI = 0.9</b>
<b>NSUB = 9e+14</b>	<b>LD = 0.08e-6</b>	<b>UO = 350</b>	<b>LAMBDA = 0.1</b>
<b>TOX = 9e-9</b>	<b>PB = 0.9</b>	<b>CJ = 0.56e-3</b>	<b>CJSW = 0.35e-11</b>
<b>MJ = 0.45</b>	<b>MJSW = 0.2</b>	<b>CGDO = 0.4e-9</b>	<b>JS = 1.0e-8</b>

**PMOS Model**

<b>LEVEL = 1</b>	<b>VTO = -0.8</b>	<b>GAMMA = 0.4</b>	<b>PHI = 0.8</b>
<b>NSUB = 5e+14</b>	<b>LD = 0.09e-6</b>	<b>UO = 100</b>	<b>LAMBDA = 0.2</b>
<b>TOX = 9e-9</b>	<b>PB = 0.9</b>	<b>CJ = 0.94e-3</b>	<b>CJSW = 0.32e-11</b>
<b>MJ = 0.5</b>	<b>MJSW = 0.3</b>	<b>CGDO = 0.3e-9</b>	<b>JS = 0.5e-8</b>

---

VTO: threshold voltage with zero  $V_{SB}$  (unit: V)

GAMMA: body effect coefficient (unit:  $V^{1/2}$ )

PHI:  $2\Phi_F$  (unit: V)

TOX: gate oxide thickness (unit: m)

NSUB: substrate doping (unit:  $cm^{-3}$ )

LD: source/drain side diffusion (unit: m)

UO: channel mobility (unit:  $cm^2/V/s$ )

LAMBDA: channel-length modulation coefficient (unit:  $V^{-1}$ )

CJ: source/drain bottom-plate junction capacitance per unit area (unit:  $F/m^2$ )

CJSW: source/drain sidewall junction capacitance per unit length (unit:  $F/m$ )

PB: source/drain junction built-in potential (unit: V)

MJ: exponent in CJ equation (unitless)

MJSW: exponent in CJSW equation (unitless)

CGDO: gate-drain overlap capacitance per unit width (unit:  $F/m$ )

CGSO: gate-source overlap capacitance per unit width (unit:  $F/m$ )

JS: source/drain leakage current per unit area (unit:  $A/m^2$ )

**Vacuum permittivity ( $\epsilon_0$ ) =  $8.85 \times 10^{-12}$  (F / m)**

**Silicon oxide dielectric constant ( $\epsilon_r$ ) = 3.9**