Floating Point CORDIC Based Power Operation


Kazumi Malhan

Padmaja AVL

OUTLINE

- Floating Point Format
- Extended Hyperbolic CORDIC
- Power Operation
- Interface with FIFO
- Implementation of System
- SD Card
- Test Result
- Timing Issue
- Demonstration
- Q & A

SUPPORTED FLOATING POINT FORMAT



	32 bit (Single)	64 bit (Double)
Ordinary Number	_	-
Min	2 -126	2 ⁻¹⁰²²
Max	$(2-2^{-23})\times 2^{127}$	$(2-2^{-52}) \times 2^{1023}$
Exponent bits E	8	11
Range of e	[-126, 127]	[-1022, 1023]
Bias	127	1023
Dynamic Range (dB)	759 dB	6153 dB
Significand range	$[1, 2-2^{-23}]$	$[1, 2-2^{-52}]$
Significand bits (p)	23	52

Some of the components supports 16 bit and 24 bit FP format, but not officially supported.

Zero, infinite, Not a Number is supported and follows similar to IEEE-754 Standard.

Note: Deformalized numbers are not supported.

EXPANDED HYPERBOLIC CORDIC

For i < 0

$$i \leq 0 \colon \begin{cases} x_{i+1} = x_i + \delta_i y_i (1 - 2^{i-2}) \\ y_{i+1} = y_i + \delta_i x_i (1 - 2^{i-2}) \\ z_{i+1} = z_i - \delta_i \theta_i, \theta_i = Tanh^{-1} (1 - 2^{i-2}) \end{cases}$$

M = 5 is chosen, -2 operation was done inside FSM counter. (counted from -7 to -2)

For i > 0

$$i > 0: \begin{cases} x_{i+1} = x_i + \delta_i y_i 2^{-i} \\ y_{i+1} = y_i + \delta_i x_i 2^{-i} \\ z_{i+1} = z_i - \delta_i \theta_i, \theta_i = Tanh^{-1}(2^{-i}) \end{cases}$$

N = 16. Inside FSM counter, included the code to generate indication when i = 4,13. FSM controlled the enable single to the counter to repeat iteration. Register is used to confirm two iteration is occurred.

i = 4, and 13 were repeated.

Delta

Rotation: $\delta_i = -1$ if $z_i < 0$; +1, otherwise Vectoring: $\delta_i = -1$ if $x_i y_i \ge 0$; +1, otherwise For vectoring mode, checked if x(i) and y(i) have same bit. If it is same, => positive.

General output

$$Rotation: \begin{cases} x_n = A_n(x_0 coshz_0 + y_0 sinhz_0) \\ y_n = A_n(x_0 coshz_0 + y_0 sinhz_0) \\ z_n = 0 \end{cases}$$

Vectoring:
$$\begin{cases} x_n = A_n \sqrt{x_0^2 - y_0^2} \\ y_n = 0 \\ z_n = z_0 + tanh^{-1}(y_0/x_0) \end{cases}$$

$$A_n = \left(\prod_{i=-M}^0 \sqrt{1 - (1 - 2^{i-2})^2}\right) \prod_{i=1}^N \sqrt{1 - 2^{-2i}}$$

$$\square$$
 An = 5.0382×10⁻⁴ M = 5, N = 16

- ☐ Vector mode: $ln(x)/2 = tanh^{-1}(x-1/x+1)$
- ☐ Rotation mode: $e^x = \cosh(x) + \sinh(x)$

How to calculate xy


- 1) Using vectoring mode, provide $x_0 = x + 1$, $y_0 = x 1$, $z_0 = 0$.
- 2) You get Zn = ln(x)/2
- 3) Multiply ln(x)/2 and 2. (Performed by bit shifting)
- 4) Multiply ln(x) and y.
- 5) Using rotation mode, provide $x_0 = y_0 = 1/An$, $z_0 = ln(x)*y$.
- 6) You get $Xn = e^{y \ln x} = x^y$

Parameter to CORDIC

N = total number of bitsEXP = exponent bitsFR = fractional bits


CORDIC is coded as parametrized to support any FP format. Just need to modify LUTs and some constant definitions

EXPANDED HYPERBOLIC CORDIC IMPLEMENTATION




LUT uses "if (N = ?) generate" statement to output appropriate FP formatted numbers


For I < 0 iteration



For I > 0 iteration










SIMULATION




RANGE OF COVERAGE












CORDIC BASED SYSTEM






SIMULATION




AXI4-FULL INTERFACE



AXI4-Full interface was chosen as large amount of input (x,y) goes to input FIFO from SD card.

INTERFACE WITH FIFO



Depending on N = 64 bit or 32 bit, Separate circuit is created in-between FIFOs and Power block.


64 bit = Purple 32 bit = Green

Separate FSM controls the input interface and output interface.

Also, different FSM for 32 bit and 64 bit.

Every input has register to ensure the correct input because power block takes reads "y" after first cordic is done.

IMPLEMENTATION



Resource Usage

SD CARD INTERFACE

- Uses the Xsdps libraries at driver level.
- This driver is used to initialize read from and write to the SD card.
- Data transfer: The SD card is put in transfer state to read from or write to it and works in polled mode using ADMA2. The default block size is 512 bytes.
- File system: The xilffs library is used to read/write files to SD.
- Application file and functions are completely developed independently and it supports read from a file in SD card repeatedly until end of the file and after manipulating the data, write back into SD card file in another format.

Application layer

- Independently developed in C
- Uses FatFs API to interact


FatFs Module

- FatFs API f_open, f_close, f_read, f_write, Directory access, File Management etc.
- Uses Xilffs library API.


Storage device controls

- DISK I/O disk status, disk read etc.
- Uses Xsdsp driver APIs -XSdPs_SdCardInitialize, XSdPs_ReadPolled

CONTROL LOGIC







TEST RESULTS - 32 BIT

32 bit Input

 32bitFPHexTested10.txt

 ✓ 32BitFPInputTested.txt 0x41200000 0x4000000000x41300000 010000010011000000000000000000000 0×400000000 0×41400000 0×400000000 0x41500000 0x4000000000x41600000 010000010110000000000000000000000 0×400000000 10 0×41700000 0100000101110000000000000000000000 0x4000000000x41800000 0×400000000 0x41880000 0x40000000 0x41900000 0x40000000018 0×41980000 010000011001100000000000000000000 0x40000000 20 32 bit Output: Expected vs Actual

🔚 32bit FF	HexExpectedOut.txt 🗵	4	📙 32Bit FF	Output Tested.TXT
1	0x42c80000		1	0x42C79A2F
2	0x42f20000		2	0x42F18C9F
3	DX42TOOOOO E		3	0x430FB58B
4			4	0x4328AE41
5	0~43440000		5	0x4343A2AD
6	0×43610000 :		6	0x43609493
7	0x43800000		7	0x437F8209
8			8	0x43903CDC
9	0x43a20000		9	0x43A1A9CA
10	0x43b48000		10	0x43B422BA
		ź		

Input -> 1st value 10 in 32-bit IEEE 754 format is 0x 41200000

2nd value 2 in 32-bit IEEE 754 format is 0x40000000

Output -> expected value is 100 in 32-bit IEEE 754 format is 0x 42c800000
Actual value is 99.8 in 32-bit IEEE 754 format is

Actual value is 99.8 in 32-bit IEEE 754 format is 0x42c79A2F


TEST RESULTS - 64 BIT

64 bit Input

64bitFPHexTested10.txt					
1	0x40240000	1	010000000100100000000000000000000000000		
2	0x00000000	2	000000000000000000000000000000000000000		
3	0x40000000	3	010000000000000000000000000000000000000		
4	0x00000000	4	000000000000000000000000000000000000000		
5	0x40260000	5	0100000001001100000000000000000		
6	0x00000000	6	000000000000000000000000000000000000000		
7	0x40000000	7	010000000000000000000000000000000000000		
8	0x00000000	8	000000000000000000000000000000000000000		
9	0x41280000	9	0100000001010000000000000000000		
10	0x00000000	10	000000000000000000000000000000000000000		
11	0x40000000	11	010000000000000000000000000000000000000		
12	0x00000000	12	000000000000000000000000000000000000000		
13	0x402A0000	13	01000000010101000000000000000000		
14	0x00000000	14	000000000000000000000000000000000000000		
15	0x40000000	15	010000000000000000000000000000000000000		
16	0x00000000	16	000000000000000000000000000000000000000		
17	0x402C0000	17	01000000010110000000000000000000		
18	0x00000000	18	000000000000000000000000000000000000000		
19	0x40000000	19	010000000000000000000000000000000000000		
20	0x00000000	20	000000000000000000000000000000000000000		

Input -> 1st and 2nd value 10 in 64-bit IEEE 754 format is 0x 40240000 00000000 3rd and 4th value 2 in 64-bit IEEE 754 format is 0x40000000 000000000

64 bit Output: Expected vs Actual



Output -> expected value is 100 in 64-bit IEEE 754 format is 0x 40590000 00000000
Actual value is 99.8 in 64-bit IEEE 754 format is 0x4058F345 BDF104F9


TIMING ISSUE

During the implementation, Vivado detected "timing violation" error.

- Frequency of AXI bus was originally 100 MHz.
- With help from Professor, reduced the frequency.
- Finally, settled at 10 MHz. (50MHz didn't work)

Root of this problem

- Long combinational logic.
- Specially, negative iteration of CORDIC uses two floating point adder during one clock cycle, propagation delay exceeded to clock frequency.





DEMONSTRATION

THANK YOU VERY MUCH

Any Questions?