

1. Consider the following section of code. Assume a processor with MIPS architecture.

120h:	loop: LD	F0, 0 (R1)	; $F0 \leftarrow M[R1 + 0]$
124h:	DADD	R1, R1, #-8	; $R1 \leftarrow R1 - 8$
128h:	LD	F2, 0 (R2)	; $F2 \leftarrow M[R2 + 0]$
132h:	DADD	R2, R2, #-8	; $R2 \leftarrow R2 - 8$
136h:	LD	F4, 0 (R3)	; $F4 \leftarrow M[R3 + 0]$
140h:	DADD	R3, R3, #-8	; $R3 \leftarrow R3 - 8$
144h:	MUL.D	F2, F0, F2	; $F2 \leftarrow F0 \times F2$
148h:	MUL.D	F4, F4, F4	; $F4 \leftarrow F4 \times F4$
152h:	DSUB.D	F0, F4, F2	; $F0 \leftarrow F4 - F2$
156h:	SD	0 (R4), F0	; $M[R4 + 0] \leftarrow F0$
160h:	DADD	R4, R4, #-8	; $R4 \leftarrow R4 - 8$
164h:	BNE	R1, R0, loop	; $PRAÇA \leftarrow loop \text{ if } R1 \neq R0$

Solve the following problems doing all simplifications. Does consider approximations (where the first zero, write them down in the statement). (The)

2.0 val.

Consider the execution of a processor code *in-order* with 5 stages (IF, ID, EX, MEM, WB) without any mechanism *forwarding* data, *predictor* jumps or *delayed branch*. Identifies all dependencies of data and control that generate conflicts. Tell them directly on code.

3.0 val.

(B) Rewrite code in order to resolve the dependencies shown in the previous.

4.0 val.

(W) Consider a super-scalar processor with:

- **in schedule** amico using Tomasulo algorithm;
- **execu, c~** the speculative (jump predictor with a 100% success rate);
- **issue Simultaneous** aneo two instru, c~ oes;
- **n'humerus suf fi ciently large esta, c~** booking oes and entries in the ROB;
- **1 CBD and commit Simultaneous** aneo 2 instru, c~ oes;
- functional units with the following latencies:
  - 1  $\times$  INT ALU / 1 cycle 1 BRANCH  $\times$  LOAD /
  - STORE 1 cycle c'alcu address + 1 cycle to access the `mem'oria
  - 1  $\times$  FP ADD 3 cycles
  - 1  $\times$  FP MULT 5 cycles

List the steps execu, c~ to the section of c' Odigo for 2 iterates c~oes.

(fa ca all simpli fi ca, c~oes as it considers advisable, indicating them with the answer.)

Instru, c~ to	Cycle rel' ogen					Comments
	IF	issue	EX	CDB Commit		
loop: LD						
DADD R1, R1, #- 8						
LD F2,0 (R2)						
DADD R2 R2 #- 8						
LD F4,0 (R3)						
DADD R3, R3, #- 8						
MUL.D F2, F0, F2						
MUL.D F4, F4, F4						
DSUB.D F0, F4, F2						
SD 0 (R4), F0						
DADD R4 R4 #- BNE 8						
R1, R0, loop						
loop: LD						
DADD R1, R1, #- 8						
LD F2,0 (R2)						
DADD R2 R2 #- 8						
LD F4,0 (R3)						
DADD R3, R3, #- 8						
MUL.D F2, F0, F2						
MUL.D F4, F4, F4						
DSUB.D F0, F4, F2						
SD 0 (R4), F0						
DADD R4 R4 #- BNE 8						
R1, R0, loop						

2. Consider a RISC processor data bus and 32-bit addresses and execution of the speculative and out of order. (The)

2.0 val.

Outline state diagram corresponding to a dynamic predictor with 2-bit jumps.

2.0 val.

- (B) Outline structure of a *branch target buffer* BTB two bits associated with the estimated goodwill of *Instruction Fetch*. Whereas the BTB is a cache predictor

to jump with direct mapping, indicate dimensions to each of BTB fields.

2.0 val.

- (W) Consider that the dynamic scheduler uses the algorithm *Tomasulo*. Explain what is the mechanism that ensures that instructions issued after the one incorrectly predicted jump, not to alter the value of records or memory. Justify succinctly.

3. Consider the following section of code. **Odigo in W:**

```
for (i = 50; i > 0; i--) {
    A[i + 1] = B[i] * D[i] + C[i-1];          /* S1 */
    B[i-1] = D[i] - C[i];                    /* S2 */
    C[i]      = 2 * cos(D[i] + alpha * F[i]); /* S3 */
    D[i]      = F[i];                        /* S4 */
}
```

3.0 val.

(The) Assuming that the vectors  $s$  and  $t$  are the distinct ends of the overlapping presents a graph with all existing inter-dependencies.

2.0 val.

(B) Say, justifying if possible, the code shown and parallelizing it. If possible, run each iteration of this cycle independently and parallel. If the rationale is, rewrite it so that your execution can be performed in parallel.

4. Consider a processor data bus and 32-bit address cache with three levels:

[L1] separate Data Cache cache of instructions (L1-L1-I and D), each with a capacity to 32KB (divided into 4 ways);

[L2] Cache unified with a capacity of 64KB in each of the eight channels; [L3] Cache unified with a capacity of 256KB in each of the 16 channels.

Consider that in all levels lines of cache are of 32B. (The)

2.0 val.

**Recital 32 bit addresses, decompose the address word label ( *tag*) index ( *index*) and displacement ( *offset*) for L1 and L2 caches-D. Justify succinctly.**

1.0 val.

(B) Tell on the number of bits required of comparators for the L2 cache. Justify succinctly.

3.0 val.

(W) Introduce the expression of medium time access to data. Indicate the meaning of each term of the expression.

2.5 val.

- (D) Determine the failure rate in the L1 D-cache in the execution of the code:

```
static double X [1024] Y [1024];  
...  
Y [0] = a0 * X [0] / 2; for (i = 1; i < 1024; i  
++) {  
    Y [i] = a0 * X [i] + A1 * X [i-1] + b1 * Y [i-1]; }
```

continue to the next section of

Take a writing policy *writeback* and a policy of allocation *write-allocate*. Assume that  $X = Y = 00016000h$  and  $00018000h$ , the variables  $i, N, a_0$ ,  $b_1$  and  $b_0$  stored in the registers, and the compiler needs to perform any operation to the code. Indicated, making *load* the variables  $X$  and  $Y$  in order (ie, the left to right) and making *store* the variable  $Y[i]$  in each iteration to the cycle.

2.5 val.

- (and) Repeat the previous analysis considering a writing policy *write-through* and to allocate policy *write-not-allocate*.

5. Consider a 64-bit processor supporting an address space of 16PB and virtual address 8 TB, where each byte is byte by byte. Consider that the TRANS system

uses a virtual memory multi-level with  
PPAGES (and Ptables) 8KB and entries in the Ptables 8-byte tables.

2.0 val.

(The) Determine on the upper part of the address space the virtual address  
physical address.

2.0 val.

(B) Represent the scheme of the address of a process with segments  
**program (instructions)** and data **heap** organized from the address 000h and 00 ... **stack** located from the  
address F ... FFh (the **stack** grows in the direction of decreasing addresses).

2.0 val.

(W) Determine the minimum space memory required for a process and program **heap** 10MB, and **stack** of 15KB.

6. Consider a system heterogeneous constituted for 1 processor *host* 1 and core

an accelerator with 10 cores SMT, each capable of simultaneously at the 20 threads, but at a slower pace than 10x processor *host*.

3.0 val.

(The) Assume that you want to run a program in heterogeneous system which is constituted of 4 processing steps:

- A. core with purely sequential execution time in *host* 2s.
- B. cycle is with 2000 iterations cores without dependencies between iterations cores and time of execution to the *host* 1s.
- B. cycle is to 2000 × 2000 ITERATIONS cores without dependencies between iterations cores and time execution to the *host* 50s.
- D. core with purely sequential execution time in *host* 1s. Admit that execution

to each of the stages it depends only on data generated the previous stage and the time of communication of data is:

- $T_{host \rightarrow accel} = T_{accel \rightarrow host} = 10 \text{ ms}$ ,
- $T_{host \rightarrow accel} = T_{accel \rightarrow host} = 100 \text{ ms}$ ,
- $T_{host \rightarrow accel} = T_{accel \rightarrow host} = 1 \text{ s}$ .

Calculate speed-up maximum that is possible get with heterogeneous system, comparing with the execution only the processor *host*. To do so, determine wherein the processor (host or accelerator) more advantageous to run each program phase.