

1. Consider execution to the following section of code. Odigo a processor compatible with MicroBlaze (ie, corresponding to the processor laboratory the river). O processor has 5 stage pipeline (IF, ID, EX, MEM and WB) and addresses a memory with 8 bit words and organization to big endian.

Codigo Assembly	Results of control instructions			
	(T - taken; NT - Not Taken)			
CALC: ...				
BGE R4, CALC	T	T	T	T
...				
BEQ R1, R2, NEXT	NT	T	NT	NT
...				
NEXT: ...				
BLT R2, CALC	T	T	T	NT
SW 8(R5), R6				

1.0 val.

- (The) Whereas R5 = R6 = 00010128h and 0AB01234h state which position comes of memory modified by the instruction SW 8(R5), R6 and what its new value.

5.0 val.

- (B) For each of the prediction mechanisms the jump indicated below, write down with a circle correctly predicted the jumps and the success rate in Prediction dog jump.

(Note: Consider all simple cases. Cases deemed appropriate by noting them in the statement.)

- i. predictor static atomic type *not Taken*

BGE R4, CALC	T	T	T	T	NT	T	T	NT	T	T	NT	NT
BEQ R1, R2, NEXT	NT	T	NT	NT	NT	NT	NT	NT	NT	NT	NT	NT
BLT R2, CALC	T	T	T	T	T	T	T	T	T	T	T	NT

Success rate

- ii. predictor dynamic atomic with *Branch Prediction Buffer* (BPB) of 1 bit.

BGE R4, CALC	T	T	T	T	NT	T	T	NT	T	T	NT	NT
BEQ R1, R2, NEXT	NT	T	NT	NT	NT	NT	NT	NT	NT	NT	NT	NT
BLT R2, CALC	T	T	T	T	T	T	T	T	T	T	T	NT

Success rate

- iii. predictor dynamic atomic with *Branch Prediction Buffer* (BPB) of 2 bits.

BGE R4, CALC	T	T	T	T	NT	T	T	NT	T	T	NT	NT
BEQ R1, R2, NEXT	NT	T	NT	NT	NT	NT	NT	NT	NT	NT	NT	NT
BLT R2, CALC	T	T	T	T	T	T	T	T	T	T	T	NT

Success rate

2. Consider execu,c~ to the following section of c' Odigo a processor com- ISA
pat'ivel with MIPS.

```

120h:    loop: LD          F0,0 (R1)           ; F0 ← M[R1 + 0]
124h:          LD          F2,0 (R2)           ; F2 ← M[R2 + 0]
128h:          MUL.D       F2, F0, F2          ; F2 ← F0 × F2
12Ch:          DADD.D      F2, F2, F4          ; F4 ← F2 + F4
130h:          SD          0 (R4), F2          ; M[R4 + 0] ← F4
134h:          DADD        R1, R1, # - 8       ; R1 ← R1 - 8
138h:          DADD        R2 R2 # - 8        ; R2 ← R2 - 8
13Ch:          DADD        R4 R4 # - 8        ; R4 ← R4 - 8
140h:          BNE         R1, R0, loop        ; PRAÇA ← loop if R1 = R0

```

Solve the following al'ineas considering all simpli fi ca,c~oes deemed appropriate (where the fi zer write them down in the statement). (The)

3.0 val.

Assuming a processor with 5 est'

AgiOS of *pipeline* (IF, ID, EX, MEM,WB) without *forwarding* data and resolu,c~

the heels on the floor EX state in

Table execution of the steps 1 iterates

c~ao the section of c' Odigo.

Instru,c~ to	Cycle rel' ogen					
	IF	ID	EX	MEM	WB	Comments
loop: LD						
LD						
MUL.D						
DADD.D						
SD						
DADD						
DADD						
DADD						
BNE						
loop						

3.0 val.

(B) Considering the existence of *forwarding* data in the table indicate the steps of execu,c~
1 to the iteration section of C' Odigo.

Instru,c~ to	Cycle rel' ogen					
	IF	ID	EX	MEM	WB	Comments
loop: LD						
LD						
MUL.D						
DADD.D						
SD						
DADD						
DADD						
DADD						
BNE						
loop						

3.0 val.

(W) Consider a super-scalar processor with:

- **in schedule** amico using Tomasulo algorithm;
- **execu, c~** the speculative (jump predictor with a 100% success rate);
- **issue** Simultaneous aneo two instru, c~ oes;
- **n'humerus** suf fi ciently large esta, c~ booking oes and entries in the ROB;
- **1 CBD and commit** Simultaneous aneo 2 instru, c~ oes;
- functional units with the following latencies:
 - 1 × INT ALU 1 cycle
 - 1 × LOAD / STORE 1 cycle for the address c'alcu CO + 1 cycle to access the `mem'oria
 - 1 × FP ADD 3 cycles
 - 1 × FP MULT 5 cycles

List the steps execu, c~ to the section of c' Odigo for 2 iterates c~oes.

(fa ca all simpli fi ca, c~oes deemed appropriate, indicating them with the answer.)

Instru, c~ to	Cycle rel' ogen					Comments
	IF	issue	EX	CDB Commit		
loop: LD F0,0 (R1)						
LD F2,0 (R2)						
MUL.D F2, F0, F2						
DADD.D F2, F2, F4						
SD 0 (R4), F2						
DADD R1, R1, #- 8						
DADD R2 R2 #- 8						
DADD R4 R4 #- BNE 8						
R1, R0, loop						
loop: LD F0,0 (R1)						
LD F2,0 (R2)						
MUL.D F2, F0, F2						
DADD.D F2, F2, F4						
SD 0 (R4), F2						
DADD R1, R1, #- 8						
DADD R2 R2 #- 8						
DADD R4 R4 #- BNE 8						
R1, R0, loop						

3. Consider the following section of c' Odigo in W:

```
for (i = 1; i < 100; i++) {
    There]      = B [i] * C [i] - D [i];          /* S1 */
    Bi]         = D [i] + A [i];                  /* S2 */
    A [i-1] = E [i] - F [i];                      /* S3 */
    D [i + 1] = A [i-1] + G [i];                  /* S4 */
}
```

3.0 val.

(The) **Assuming arrays s** the distinct en~ the overlapping presents a graph
 with all existing inter-dependencies.

2.0 val.

(B) Say, justifi cating if oc' Odigo shown'and paraleliz'avel n'ivel the cycle, ie
 'and if poss'ivel run each iteration c~ao this cycle independently and para
 lelo. If the rmativo fi, rewrite it so that its execution can be c~ao
 performed in parallel.