

### Linux capable RISC-V CPU for IOb-SoC

#### **Pedro Nuno de Melo Antunes**

Thesis to obtain the Master of Science Degree in

#### **Electrical and Computer Engineering**

Supervisor(s): Prof. José João Henriques Teixeira de Sousa

#### **Examination Committee**

Supervisor: Prof. José João Henriques Teixeira de Sousa Member of the Committee: Prof. Horácio Cláudio De Campos Neto

**September 15, 2022** 

# **Abstract**

Blablabla

# **Honor Declaration**

"Declaro por minha honra de que "

Local, Date

Signature

# **Contents**

Li	st of	Figures	l
Li	st of	Tables	Ш
Co	ode L	isting	٧
1	Intro	oduction	1
	1.1	Motivation	1
	1.2	Objectives	1
2	Mus	st Have Concepts	3
	2.1	The IOb-SoC Template	3
		2.1.1 Internal Buses	
		2.1.2 How peripherals work	3
	2.2	Open Source Verification tools	3
	2.3	RISC-V architecture	4
	2.4	What is the UART16550?	4
	2.5	The Linux Boot Flow	4
		2.5.1 Bootloader firmware	4
		2.5.2 What is a device tree?	4
3	Exis	sting Technologies	5
	3.1	Close source RISC-V Embedded Systems	5
		3.1.1 Andes Technology	6
		3.1.2 Sifive	6
	3.2	Open Source Solutions	6
		3.2.1 CVA6/OpenPiton	7
		3.2.2 RocketChip	7
		3.2.3 NaxRiscv	7
		3.2.4 VexRiscv	7
4	Hard	dware Developed	9
	4.1	Simulation Unit Under Test Wrapper	g
	4.2	VexRiscv Wrapper	9
	4.3	UART16550 Wrapper	9
	4.4	CLINT Unit	9
	4.5	PLIC Unit Wrapper	
5	Soft	tware Developed	11
	5.1	Python Console	11
	5.2	Verilator Testhench	11

	5.3	Barebones Interrupt Routine	1
	5.4	IOb-SoC Linux Stage 0 Bootloader	1
	5.5	IOb-SoC on OpenSBI	1
	5.6	IOb-SoC Device Tree	1
	5.7	IOb-SoC Linux 'rootfs'	1
	5.8	Makefiles	1
6	Proc	ducts of the expedition, AKA Project Results	3
	6.1	FPGA Resources Consumption	3
	6.2	Run/Boot Linux Performance	3
7	Con	tributed Repositories	5
7 8		tributed Repositories	
-		·	7
-	<b>Con</b> 8.1	clusions	<b>7</b> 7
8	<b>Con</b> 8.1 8.2	clusions   1     Achievements   1	<b>7</b> 7 7
8	Con 8.1 8.2 Ann	clusions   1     Achievements   1     Future Work   1	<b>7</b> 7 7
8	Con 8.1 8.2 Ann A.1	clusions 1   Achievements 1   Future Work 1   ex V	<b>7</b> 7 7 <b>II</b>

# **List of Figures**

## **List of Tables**

# **Code Listing**

- 1 Introduction
- 1.1 Motivation
- 1.2 Objectives

## 2 | Must Have Concepts

During this chapter, we're going to discuss topics that help understand the technology developments made along the thesis project.

#### 2.1 The IOb-SoC Template

#### 2.1.1 Internal Buses

#### 2.1.2 How peripherals work

# 2.2 Open Source Verification tools

For testing purposes, it is important to have a good hardware simulation environment. For that, we take advantage of already existing and well-developed tools. There exist a number of simulation tools, most of them are proprietary, as for example 'xcelium' from 'Candence'. Its utilization can increase the cost of a project significantly. In this Thesis we will make an effort of using open-source, free to use, verification tools. In specific, we will take advantage of 'Icarus Verilog' and 'Verilator'. Although both tools are for verification, they serve different purposes, due to their characteristics.

• 'Icarus Verilog' is a Logic Simulator that uses verilog or system-verilog testbenchs to test the UUT (Unit Under Test). Unfortunately, its support for system-verilog is limited and some designs might not run in this simulator. 'Icarus Verilog' is also known as 'IVerilog'.

After compiling the hardware design, 'IVerilog' outputs a file which can be run line by line to simulate designed logic.

'Verilator'

**The biggest differences** are: 'Verilator' only represents logic signal as 1's or 0's, contrary to 'IVerilog' which also represents unknown values as X's; Since 'Verilator' ends up being a C++ program it is much faster to run the simulation than with 'IVerilog'; On another perspective 'Verilator' is slower than 'IVerilog' to interpret the hardware logic design. As such, it is easier to use 'IVerilog' to detect errors on the design, but it is better to use 'Verilator' for more complexed simulations.

### 2.3 RISC-V architecture

The RISC-V **CLINT** is described The RISC-V **PLIC** was first described in the privilege instructions documentation, but since version 1.10 it was moved to its own document.

- 2.4 What is the UART16550?
- 2.5 The Linux Boot Flow
- 2.5.1 Bootloader firmware
- 2.5.2 What is a device tree?

## 3 Existing Technologies

There already exists embedded microcontrollers capable of running Linux. Big companies as for example ARM, Qualcomm, MediaTek, Intel and AMD have created microcontroller capable of running Linux. But the processor architecture of those microcontrollers is not open-source, much less the microcontroller itself.

As an example, the *Raspberry Pi 4* is a very capable and cheap board where a developer can test and implement new software running in Linux. The Raspberry CPU is an *Cortex-A72* (arm) n.d. witch is a System on Chip (SoC) developed by ARM on their ARMv8 64-bit CPU architecture. But if someone wanted to use the Raspberry as a base for his costume hardware design, that would be impossible. And thus appears the need for open-source hardware that allows creating something new without having to start from scratch every time. This led to the appearance of RISC-V the open-source CPU architecture.

### 3.1 Close source RISC-V Embedded Systems

Since then, a few companies using RISC-V have appeared. RISC-V CPUs are already present in the automotive and IoT markets, besides AI chips in data centers. Due to the RISC-V ISA royalty free license new StartUps tend to look at RISC-V CPUs as a solution for their cores. Even if the CPU Core isn't free to use it ends up being a cheaper solution.

While creating new products companies proved how advantageous the RISC-V architecture was. Furthermore, they have contributed to open-source software, hardware and documentation. Some companies with a big recognitions involved with RISC-V technology are:

- · Western Digital who now uses RISC-V in its external storage disks.
- Microchip as launched the first RISC-V-Based System-on-Chip (SoC) FPGA, PolarFire.
- Antmicro/Microsemi <sup>1</sup> have built a software called Renode that is used to develop, debug and test multi-node RISC-V device systems.
- more???

These companies have all helped pave the way for a full-feature Operating System based on the Linux kernel to be compatible with the RISC-V architecture. However, there are two companies that have a bigger impact on RISC-V CPU design, those are Andes Technology and Sifive.

<sup>&</sup>lt;sup>1</sup>Microchip has acquired Microsemi Corporation in May 2018.

#### 3.1.1 Andes Technology

Andes Technology is one of the founder members of the RISC-V International. Due to its involvement with RISC-V it is one of the major contributor (and maintainer) to the RISC-V toolchain. The RISC-V ISA is merely an instruction set architecture, there needs to be development in complementing tools, such as compiler and development tools, that all RISC-V developers use.

Nowadays Andes CPU's are applied nearly everywhere, for example in telecommunications, storage controllers, data centers, touch screen sensors, etc. Andes Technologies has shipped billions of embedded SoC with RISC-V processors based on AndeStar™ V5 architecture.

Besides contributing to the tool-chain, since Andes also developed CPUs capable of running Linux they have presented numerous talks about

#### 3.1.2 Sifive

Sifive Founder, ..., was one of the bercley students who worked on RISC-V. In 2017 Sifive launched 'U54-MC' witch was the first RISC-V CPU capable of running a full fledge Operating System like Linux. The SoC had a 64-bit architecture and was quad-core. PLIC, CLINT, MMU

### 3.2 Open Source Solutions

Built upon the RISC-V open-source CPU architecture, various CPU designs have emerged. RISC-V CPUs are most popular in ... . Some well known CPU are ... . Those will not be discussed here sice they do not meet the requirements to run the Linux Kernel. To run a Linux based Operating System, for example, the ... would have to ... .

- 3.2.1 CVA6/OpenPiton
- 3.2.2 RocketChip
- 3.2.3 NaxRiscv
- 3.2.4 VexRiscv

Talk about litex-vexriscy!

- 4 | Hardware Developed
- 4.1 Simulation Unit Under Test Wrapper
- 4.2 VexRiscv Wrapper
- 4.3 UART16550 Wrapper
- 4.4 CLINT Unit
- 4.5 PLIC Unit Wrapper

- **5** Software Developed
- 5.1 Python Console
- 5.2 Verilator Testbench
- **5.3 Barebones Interrupt Routine**
- 5.4 IOb-SoC Linux Stage 0 Bootloader
- 5.5 IOb-SoC on OpenSBI
- 5.6 IOb-SoC Device Tree
- 5.7 IOb-SoC Linux 'rootfs'
- 5.8 Makefiles

- 6 Products of the expedition, AKA Project Results
- **6.1 FPGA Resources Consumption**
- 6.2 Run/Boot Linux Performance

# 7 | Contributed Repositories

- · iob-soc
- · iob-soc-vexriscv
- · iob-lib
- iob-vexriscv
- · iob-uart16550
- · iob-clint
- · iob-plic

- 8 Conclusions
- 8.1 Achievements
- 8.2 Future Work

# A Annex

### A.1 Annex 1

Annex 1

# A.2 Annex 2

Annex 2

# **Bibliography**

(arm), Arm Holdings (n.d.). The Cortex-A72 processor specifications. <a href="https://developer.arm.com/Processors/Cortex-A72">https://developer.arm.com/Processors/Cortex-A72</a>.