

RV32IM assembly instructions reference card

Prof. Edson Borin

Institute of Computing - Unicamp

RV32IM registers (prefix x) and their aliases

x0 zero	x1 ra	x2 sp	x3 gp	x4 tp	x5 t0	x6 t1	x7 t2	x8 s0	x9 s1	x10 a0	x11 a1	x12 a2	x13 a3	x14 a4	x15 a5
x16 a6	x17 a7	x18 s2	x19 s3	x20 s4	x21 s5	x22 s6	x23 s7	x24 s8	x25 s9	x26 s10	x27 s11	x28 t3	x29 t4	x30 t5	x31 t6

Main control status registers

CSRs:	mtvec	mepc	mcause	mtval	mstatus	mscratch
Fields of mstatus:	mie	mpie	mip			

Logic, Shift, and Arithmetic instructions

and rd, rs1, rs2	Performs the bitwise “and” operation on rs1 and rs2 and stores the result on rd .
or rd, rs1, rs2	Performs the bitwise “or” operation on rs1 and rs2 and stores the result on rd .
xor rd, rs1, rs2	Performs the bitwise “xor” operation on rs1 and rs2 and stores the result on rd .
andi rd, rs1, imm	Performs the bitwise “and” operation on rs1 and imm and stores the result on rd .
ori rd, rs1, imm	Performs the bitwise “or” operation on rs1 and imm and stores the result on rd .
xori rd, rs1, imm	Performs the bitwise “xor” operation on rs1 and imm and stores the result on rd .
sll rd, rs1, rs2	Performs a logical left shift on the value at rs1 and stores the result on rd . The amount of left shifts is indicated by the value on rs2 .
srl rd, rs1, rs2	Performs a logical right shift on the value at rs1 and stores the result on rd . The amount of right shifts is indicated by the value on rs2 .
sra rd, rs1, rs2	Performs an arithmetic right shift on the value at rs1 and stores the result on rd . The amount of right shifts is indicated by the value on rs2 .
slli rd, rs1, imm	Performs a logical left shift on the value at rs1 and stores the result on rd . The amount of left shifts is indicated by the immediate value imm .
srli rd, rs1, imm	Performs a logical right shift on the value at rs1 and stores the result on rd . The amount of left shifts is indicated by the immediate value imm .
srai rd, rs1, imm	Performs an arithmetic right shift on the value at rs1 and stores the result on rd . The amount of left shifts is indicated by the immediate value imm .
add rd, rs1, rs2	Adds the values in rs1 and rs2 and stores the result on rd .
sub rd, rs1, rs2	Subtracts the value in rs2 from the value in rs1 and stores the result on rd .
addi rd, rs1, imm	Adds the value in rs1 to the immediate value imm and stores the result on rd .
mul rd, rs1, rs2	Multiplies the values in rs1 and rs2 and stores the result on rd .
div{u} rd, rs1, rs2	Divides the value in rs1 by the value in rs2 and stores the result on rd . The U suffix is optional and must be used to indicate that the values in rs1 and rs2 are unsigned.
rem{u} rd, rs1, rs2	Calculates the remainder of the division of the value in rs1 by the value in rs2 and stores the result on rd . The U suffix is optional and must be used to indicate that the values in rs1 and rs2 are unsigned.

Unconditional control-flow instructions

j lab	Jumps to address indicated by symbol sym (Pseudo-instruction).
jr rs1	Jumps to the address stored on register rs1 (Pseudo-instruction).
jal lab	Stores the return address (PC+4) on the return register (ra), then jumps to label lab (Pseudo-instruction).
jal rd, lab	Stores the return address (PC+4) on register rd , then jumps to label lab .
jarl rd, rs1, imm	Stores the return address (PC+4) on register rd , then jumps to the address calculated by adding the immediate value imm to the value on register rs1 .
ret	Jumps to the address stored on the return register (ra) (Pseudo-instruction).
ecall	Generates a software interruption. Used to perform system calls.
mret	Returns from an interrupt handler.

Conditional set and control-flow instructions	
<code>slt rd, rs1, rs2</code>	Sets <code>rd</code> with 1 if the signed value in <code>rs1</code> is less than the signed value in <code>rs2</code> , otherwise, sets it with 0.
<code>slti rd, rs1, imm</code>	Sets <code>rd</code> with 1 if the signed value in <code>rs1</code> is less than the sign-extended immediate value <code>imm</code> , otherwise, sets it with 0.
<code>sltu rd, rs1, rs2</code>	Sets <code>rd</code> with 1 if the unsigned value in <code>rs1</code> is less than the unsigned value in <code>rs2</code> , otherwise, sets it with 0.
<code>sltui rd, rs1, imm</code>	Sets <code>rd</code> with 1 if the unsigned value in <code>rs1</code> is less than the unsigned immediate value <code>imm</code> , otherwise, sets it with 0.
<code>seqz rd, rs1</code>	Sets <code>rd</code> with 1 if the value in <code>rs1</code> is equal to zero, otherwise, sets it with 0 (Pseudo-instruction).
<code>snez rd, rs1</code>	Sets <code>rd</code> with 1 if the value in <code>rs1</code> is not equal to zero, otherwise, sets it with 0 (Pseudo-instruction).
<code>sltz rd, rs1</code>	Sets <code>rd</code> with 1 if the signed value in <code>rs1</code> is less than zero, otherwise, sets it with 0 (Pseudo-instruction).
<code>sgtz rd, rs1</code>	Sets <code>rd</code> with 1 if the signed value in <code>rs1</code> is greater than zero, otherwise, sets it with 0 (Pseudo-instruction).
<code>beq rs1, rs2, lab</code>	Jumps to label <code>lab</code> if the value in <code>rs1</code> is equal to the value in <code>rs2</code> .
<code>bne rs1, rs2, lab</code>	Jumps to label <code>lab</code> if the value in <code>rs1</code> is different from the value in <code>rs2</code> .
<code>beqz rs1, lab</code>	Jumps to label <code>lab</code> if the value in <code>rs1</code> is equal to zero (Pseudo-instruction).
<code>bnez rs1, lab</code>	Jumps to label <code>lab</code> if the value in <code>rs1</code> is not equal to zero (Pseudo-instruction).
<code>blt rs1, rs2, lab</code>	Jumps to label <code>lab</code> if the signed value in <code>rs1</code> is smaller than the signed value in <code>rs2</code> .
<code>bltu rs1, rs2, lab</code>	Jumps to label <code>lab</code> if the unsigned value in <code>rs1</code> is smaller than the unsigned value in <code>rs2</code> .
<code>bge rs1, rs2, lab</code>	Jumps to label <code>lab</code> if the signed value in <code>rs1</code> is greater or equal to the signed value in <code>rs2</code> .
<code>bgeu rs1, rs2, lab</code>	Jumps to label <code>lab</code> if the unsigned value in <code>rs1</code> is greater or equal to the unsigned value in <code>rs2</code> .

Data movement instructions	
<code>mv rd, rs</code>	Copies the value from register <code>rs</code> into register <code>rd</code> (Pseudo-instruction).
<code>li rd, imm</code>	Loads the immediate value <code>imm</code> into register <code>rd</code> (Pseudo-instruction).
<code>la rd, rot</code>	Loads the label address <code>rot</code> into register <code>rd</code> (Pseudo-instruction).
<code>lw rd, imm(rs1)</code>	Loads a 32-bit signed or unsigned word from memory into register <code>rd</code> . The memory address is calculated by adding the immediate value <code>imm</code> to the value in <code>rs1</code> .
<code>lh rd, imm(rs1)</code>	Loads a 16-bit signed halfword from memory into register <code>rd</code> . The memory address is calculated by adding the immediate value <code>imm</code> to the value in <code>rs1</code> .
<code>lhu rd, imm(rs1)</code>	Loads a 16-bit unsigned halfword from memory into register <code>rd</code> . The memory address is calculated by adding the immediate value <code>imm</code> to the value in <code>rs1</code> .
<code>lb rd, imm(rs1)</code>	Loads a 8-bit signed byte from memory into register <code>rd</code> . The memory address is calculated by adding the immediate value <code>imm</code> to the value in <code>rs1</code> .
<code>lbu rd, imm(rs1)</code>	Loads a 8-bit unsigned byte from memory into register <code>rd</code> . The memory address is calculated by adding the immediate value <code>imm</code> to the value in <code>rs1</code> .
<code>sw rs1, imm(rs2)</code>	Stores the 32-bit value at register <code>rs1</code> into memory. The memory address is calculated by adding the immediate value <code>imm</code> to the value in <code>rs2</code> .
<code>sh rs1, imm(rs2)</code>	Stores the 16 least significant bits from register <code>rs1</code> into memory. The memory address is calculated by adding the immediate value <code>imm</code> to the value in <code>rs2</code> .
<code>sb rs1, imm(rs2)</code>	Stores the 8 least significant bits from register <code>rs1</code> into memory. The memory address is calculated by adding the immediate value <code>imm</code> to the value in <code>rs2</code> .
<code>L{W H HU B BU} rd, lab</code>	For each one of the <code>lw</code> , <code>lh</code> , <code>lhu</code> , <code>lb</code> , and <code>lbu</code> machine instructions there is a pseudo-instruction that performs the same operation, but the memory address is calculated based on a label (<code>lab</code>) (Pseudo-instruction).
<code>S{W H B} rd, lab</code>	For each one of the <code>sw</code> , <code>sh</code> , and <code>sb</code> machine instructions there is a pseudo-instruction that performs the same operation, but the memory address is calculated based on a label (<code>lab</code>) (Pseudo-instruction).

Control and Status Read and Write instructions	
<code>csrr rd, csr</code>	Copies the value from the control and status register <code>csr</code> into register <code>rd</code> (Pseudo-instruction).
<code>csrw csr, rs</code>	Copies the value from register <code>rs</code> into the control and status register <code>csr</code> (Pseudo-instruction).
<code>csrrw rd, csr, rs1</code>	Copies the value from the control and status register <code>csr</code> into register <code>rd</code> and the value from the <code>rs1</code> register to the control and status register <code>csr</code> . If <code>rd=rs1</code> , the instruction performs an atomic swap between registers <code>csr</code> and <code>rs1</code> .
<code>csrc csr, rs</code>	Clears control and status register (<code>csr</code>) bits using the contents of the <code>rs</code> register as a bit mask. (Pseudo-instruction).
<code>csrs csr, rs</code>	Sets control and status register (<code>csr</code>) bits using the contents of the <code>rs</code> register as a bit mask. (Pseudo-instruction).