



Vivado basic stuff

Project creation













Here you have to set Target and Simulator language to VHDL






Creating new source (design)











```
comparator_2bit.vhd
                                                                                                                                                ? 🗆 🖒 X
C:/Users/Medek/Desktop/Study/DE1\_cv/Digital-electronics-1/Labs/03\_vivado/comparator/comparator.srcs/sources\_1/new/comparator\_2bit.vhd
Q 🛗 🛧 🥕 🐰 🛅 🛍 🗶 // 🖩 🗘
                                                                                                                                                        ø
17 | -- Additional Comments:
19 🖨 ----
20
21
22 library IEEE;
23 use IEEE.STD_LOGIC_1164.ALL;
25 🖯 -- Uncomment the following library declaration if using
26 -- arithmetic functions with Signed or Unsigned values
27 -- use IEEE.NUMERIC STD.ALL;
28
29 -- Uncomment the following library declaration if instantiating
30 -- any Xilinx leaf cells in this code.
31 --library UNISIM;
32 🖒 --use UNISIM.VComponents.all;
33
34 \ominus entity comparator_2bit is
      -- Port ();
36 end comparator_2bit;
38 parchitecture Behavioral of comparator_2bit is
```

Creating new source (simulation)














Creating new source (constrain)

