



# Vivado basic stuff

## Project creation



New Project

×

Project Name

Enter a name for your project and specify a directory where the project data files will be stored.

Project name:

comparator

×

Project location:

C:/Users/Medek/Desktop/Study/DE1/DE1\_cv/Digital-electronics-1/Labs/03\_vivado

×

...

☒ Create project subdirectory

Project will be created at: C:/Users/Medek/Desktop/Study/DE1/DE1\_cv/Digital-electronics-1/Labs/03\_vivado/comparator

?

< Back

Next >

Finish

Cancel

New Project

×

Project Type

Specify the type of project to create.

☒ RTL Project

You will be able to add sources, create block designs in IP Integrator, generate IP, run RTL analysis, synthesis, implementation, design planning and analysis.

☐ Do not specify sources at this time

☐ Project is an extensible Vitis platform

☐ Post-synthesis Project

You will be able to add sources, view device resources, run design analysis, planning and implementation.

☐ Do not specify sources at this time

☐ I/O Planning Project

Do not specify design sources. You will be able to view part/package resources.

☐ Imported Project

Create a Vivado project from a Synplify, XST or ISE Project File.

☐ Example Project

Create a new Vivado project from a predefined template.

?

< Back

Next >

Finish

Cancel





## Define Module



Define a module and specify I/O Ports to add to your source file.

For each port specified:

MSB and LSB values will be ignored unless its Bus column is checked.

Ports with blank names will not be written.



### Module Definition

Entity name:



Architecture name:



### I/O Port Definitions





Port Name	Direction	Bus	MSB	LSB	
	in	<input type="checkbox"/>	0	0	



OK

Cancel

## Creating new source (design)



New Project

### Add Sources

Specify HDL, netlist, Block Design, and IP files, or directories containing those files, to add to your project. Create a new source file on disk and add it to your project. You can also add and create sources later.

Create Source File

Create a new source file and add it to your project.

File type:

VHDL

File name:

comparator\_2bit

File location:

<Local to Project>

?

OK

Cancel

Add Files

Add Directories

Create File

☐ Scan and add RTL include files into project

☐ Copy sources into project

☒ Add sources from subdirectories

Target language:

VHDL

Simulator language:

VHDL

?

< Back

Next >

Finish

Cancel

Define Module

Define a module and specify I/O Ports to add to your source file.  
For each port specified:  
MSB and LSB values will be ignored unless its Bus column is checked.  
Ports with blank names will not be written.

### Module Definition

Entity name:

comparator\_2bit

Architecture name:

Behavioral

### I/O Port Definitions

Port Name	Direction	Bus	MSB	LSB	
	in	<input type="checkbox"/>	0	0	

?


OK



Cancel

```
comparator_2bit.vhd
C:/Users/Medek/Desktop/Study/DE1/DE1_cv/Digital-electronics-1/Labs/03_vivado/comparator/comparator.srcs/sources_1/new/comparator_2bit.vhd


17  -- Additional Comments:
18  --
19  -----
20
21
22  library IEEE;
23  use IEEE.STD_LOGIC_1164.ALL;
24
25  -- Uncomment the following library declaration if using
26  -- arithmetic functions with Signed or Unsigned values
27  --use IEEE.NUMERIC_STD.ALL;
28
29  -- Uncomment the following library declaration if instantiating
30  -- any Xilinx leaf cells in this code.
31  --library UNISIM;
32  --use UNISIM.VComponents.all;
33
34  entity comparator_2bit is
35  -- Port ( );
36  end comparator_2bit;
37
38  architecture Behavioral of comparator_2bit is
39  --
```

## Creating new source (simulation)









## Define Module

Define a module and specify I/O Ports to add to your source file.  
For each port specified:  
MSB and LSB values will be ignored unless its Bus column is checked.  
Ports with blank names will not be written.

**Module Definition**

Entity name:

Architecture name:

**I/O Port Definitions**

Port Name	Direction	Bus	MSB	LSB
	in	<input type="checkbox"/>	0	0

mux\_2bit\_4to1.vhd
tb\_mux\_2bit\_4to1.vhd
Untitled 5\*
nexys-a7-50t.xdc\*



C:/Users/Medek/Desktop/Study/DE1/DE1\_cv/Digital-electronics-1/Labs/03\_vivado/multiplexer/multiplexer.srscs/sim\_1/new/tb\_mux\_2bit\_4to1.vhd

```



56
57
58      -- First test values
59      s_d <= "00"; s_c <= "00"; s_b <= "00"; s_a <= "00";
60      s_sel <= "00"; wait for 100 ns;
61
62      s_d <= "10"; s_c <= "01"; s_b <= "01"; s_a <= "00";
63      s_sel <= "00"; wait for 100 ns;
64
65      s_d <= "10"; s_c <= "01"; s_b <= "01"; s_a <= "11";
66      s_sel <= "00"; wait for 100 ns;
67
68      s_d <= "10"; s_c <= "01"; s_b <= "01"; s_a <= "00";
69      s_sel <= "01"; wait for 100 ns;
70
71      s_d <= "10"; s_c <= "01"; s_b <= "11"; s_a <= "00";
72      s_sel <= "01"; wait for 100 ns;
73
74      --s_d <= "10"; s_c <= "01"; s_b <= "11"; s_a <= "00";
75      s_sel <= "10"; wait for 100 ns;
76

```

- [C:/Users/Medek/Desktop/Study/DE1/DE1\_cv/Digital-electronics-1/Labs/03\_vivado/multiplexer/multiplexer



## Creating new source (constrain)



Create a new constraints file and add it to your project

File type: XDC

File name: nexys-a7-50t

File location: <Local to Project>

OK Cancel

mux\_2bit\_4to1.vhd x tb\_mux\_2bit\_4to1.vhd x Untitled 5\* x nexys-a7-50t.xdc x
C:/Users/Medek/Desktop/Study/DE1/DE1\_cv/Digital-electronics-1/Labs/03\_vivado/multiplexer/multiplexer.srscs/constrs\_1/new/nexys-a7-50t.xdc

```

10
11 ##Switches
12 set_property -dict { PACKAGE_PIN J15 IOSTANDARD LVCMOS33 } [get_ports { a_i[0] }]; #IO_L24N_T3_R50_15 Sch=sw[0]
13 set_property -dict { PACKAGE_PIN L16 IOSTANDARD LVCMOS33 } [get_ports { a_i[1] }]; #IO_L3N_T0_DQS_EMCCLK_14 Sch=sw[1]
14 set_property -dict { PACKAGE_PIN M13 IOSTANDARD LVCMOS33 } [get_ports { b_i[2] }]; #IO_L6N_T0_D08_VREF_14 Sch=sw[2]
15 set_property -dict { PACKAGE_PIN R15 IOSTANDARD LVCMOS33 } [get_ports { b_i[3] }]; #IO_L13N_T2_MRCC_14 Sch=sw[3]
16 set_property -dict { PACKAGE_PIN R17 IOSTANDARD LVCMOS33 } [get_ports { c_i[4] }]; #IO_L12N_T1_MRCC_14 Sch=sw[4]
17 set_property -dict { PACKAGE_PIN T18 IOSTANDARD LVCMOS33 } [get_ports { c_i[5] }]; #IO_L7N_T1_D10_14 Sch=sw[5]
18 set_property -dict { PACKAGE_PIN U18 IOSTANDARD LVCMOS33 } [get_ports { d_i[6] }]; #IO_L17N_T2_A13_D29_14 Sch=sw[6]
19 set_property -dict { PACKAGE_PIN R13 IOSTANDARD LVCMOS33 } [get_ports { d_i[7] }]; #IO_L5N_T0_D07_14 Sch=sw[7]
20 #set_property -dict { PACKAGE_PIN T8 IOSTANDARD LVCMOS18 } [get_ports { SW[8] }]; #IO_L24N_T3_34 Sch=sw[8]
21 #set_property -dict { PACKAGE_PIN U8 IOSTANDARD LVCMOS18 } [get_ports { SW[9] }]; #IO_25_34 Sch=sw[9]
22 #set_property -dict { PACKAGE_PIN R16 IOSTANDARD LVCMOS33 } [get_ports { SW[10] }]; #IO_L15P_T2_DQS_RDWR_B_14 Sch=sw[10]
23 #set_property -dict { PACKAGE_PIN T13 IOSTANDARD LVCMOS33 } [get_ports { SW[11] }]; #IO_L23P_T3_A03_D19_14 Sch=sw[11]
24 #set_property -dict { PACKAGE_PIN H6 IOSTANDARD LVCMOS33 } [get_ports { SW[12] }]; #IO_L24P_T3_35 Sch=sw[12]
25 #set_property -dict { PACKAGE_PIN U12 IOSTANDARD LVCMOS33 } [get_ports { SW[13] }]; #IO_L20P_T3_A08_D24_14 Sch=sw[13]
26 set_property -dict { PACKAGE_PIN U11 IOSTANDARD LVCMOS33 } [get_ports { sel_i[14] }]; #IO_L19N_T3_A09_D25_VREF_14 Sch=
27 set_property -dict { PACKAGE_PIN V10 IOSTANDARD LVCMOS33 } [get_ports { sel_i[15] }]; #IO_L21P_T3_DQS_14 Sch=sw[15]
28
29 ## LEDs
30 #set_property -dict { PACKAGE_PIN H17 IOSTANDARD LVCMOS33 } [get_ports { LED[0] }]; #IO_L18P_T2_A24_15 Sch=led[0]

```