1

1

1

1 1

I



LEGv8 **Reference Data**

CORE INSTRUCTION SET in Alphabetical Order by Mnemonic									
			OPCODE (9		Notes				
NAME, MNEM		MAT	(Hex)	OPERATION (in Verilog)	110100				
ADD	ADDI ADDI	R	458	R[Rd] = R[Rn] + R[Rm]	(2.0)				
ADD Immediate &		I	488-489	R[Rd] = R[Rn] + ALUImm R[Rd], FLAGS = R[Rn] +	(2,9)				
Set flags	ADDIS	I	588-589	ALUImm	(1,2,9)				
ADD & Set flags	ADDS	R	558	R[Rd], $FLAGS = R[Rn] + R[Rm]$	(1)				
AND	AND	R	450	R[Rd] = R[Rn] & R[Rm]					
AND Immediate	ANDI	I	490-491	R[Rd] = R[Rn] & ALUImm	(2,9)				
AND Immediate & Set flags	ANDIS	I	790-791	R[Rd], FLAGS = R[Rn] & ALUImm	(1,2,9)				
AND & Set flags	ANDS	R	750	R[Rd], $FLAGS = R[Rn] & R[Rm]$	(1)				
Branch	В	В	0A0-0BF	PC = PC + BranchAddr	(3,9)				
Branch	B.cond	СВ	2A0-2A7	if(FLAGS==cond)	(4.0)				
conditionally	B.COHQ	CB	2A0-2A1	PC = PC + CondBranchAddr	(4,9)				
Branch with Link	BL	В	4A0-4BF	R[30] = PC + 4; PC = PC + BranchAddr	(3,9)				
Branch to Register	BR	R	6B0	PC = R[Rn]					
Compare & Branch if Not Zero	CBNZ	CB	5A8-5AF	if(R[Rt]!=0) PC = PC + CondBranchAddr	(4,9)				
Compare & Branch				if(R[Rt]==0) (else : PC = PC + 4)					
if Zero	CBZ	CB	5A0-5A7	PC = PC + CondBranchAddr	(4,9)				
Exclusive OR	EOR	R	650	$R[Rd] = R[Rn] \wedge R[Rm]$					
Exclusive OR Immediate	EORI	I	690-691	$R[Rd] = R[Rn] ^ALUImm$	(2,9)				
LoaD Register	LDUR	D	7C2	DIDAL - MIDIDAL : DTA 44-1	(5)				
Unscaled offset	LDOK	D	102	R[Rt] = M[R[Rn] + DTAddr]	(5)				
LoaD Byte Unscaled offset	LDURB	D	1C2	R[Rt]={56'b0, M[R[Rn] + DTAddr](7:0)}	(5)				
LoaD Half Unscaled offset	LDURH	D	3C2	R[Rt]={48'b0, M[R[Rn] + DTAddr] (15:0)}	(5)				
LoaD Signed Word Unscaled offset	LDURSW	D	5C4	R[Rt] ={ 32{ M[R[Rn] + DTAddr] [31]}, M[R[Rn] + DTAddr] (31:0)}	(5)				
LoaD eXclusive Register	LDXR	D	642	R[Rd] = M[R[Rn] + DTAddr]	(5,7)				
Logical Shift Left	LSL	R	69B	$R[Rd] = R[Rn] \ll shamt$					
Logical Shift Right	LSR	R	69A	R[Rd] = R[Rn] >>> shamt					
MOVe wide with Keep	MOVK	IM	794-797	R[Rd] (Instruction[22:21]*16: Instruction[22:21]*16-15) = MOVImm	(6,9)				
MOVe wide with Zero	MOVZ	IM	694-697	R[Rd] = { MOVImm << (Instruction[22:21]*16) }	(6,9)				
Inclusive OR	ORR	R	550	$R[Rd] = R[Rn] \mid R[Rm]$					
Inclusive OR	ORRI	I	590-591	$R[Rd] = R[Rn] \mid ALUImm$	(2,9)				
Immediate	ORRE	1	390-391	K[Ku] - K[Kii] ALUIIIIII	(2,7)				
STore Register Unscaled offset	STUR	D	7C0	M[R[Rn] + DTAddr] = R[Rt]	(5)				
STore Byte Unscaled offset	STURB	D	1C0	M[R[Rn] + DTAddr](7:0) = $R[Rt](7:0)$	(5)				
STore Half Unscaled offset	STURH	D	3C0	M[R[Rn] + DTAddr](15:0) = R[Rt](15:0)	(5)				
STore Word Unscaled offset	STURW	D	5C0	M[R[Rn] + DTAddr](31:0) = R[Rt](31:0)	(5)				
STore eXclusive Register	STXR	D	640	M[R[Rn] + DTAddr] = R[Rt]; R[Rm] = (atomic) ? 0 : 1	(5,7)				
SUBtract	SUB	R	658	R[Rd] = R[Rn] - R[Rm]					
SUBtract	SUBI	I	688-689	R[Rd] = R[Rn] - ALUImm	(2,9)				
Immediate			-00 007	fi vifani	(-,))				
SUBtract Immediate & Set flags	SUBIS	I	788-789	R[Rd], $FLAGS = R[Rn] - ALUImm$	(1,2,9)				
SUBtract & Set flags	SUBS	R	758	R[Rd], $FLAGS = R[Rn] - R[Rm]$	(1)				
(1) FLACE	4 3141		A bear along A T 1	Hammelian Manetine Zana Wandani	C				

- FLAGS are A condition codes set by the ALU operation: Negative, Zero, oVerflow, Carry ALUImm = {52'b0, ALU_immediate} BranchAddr = {36'[BR_address [18]], BR_address, 2'b0} Signado CondBranchAddr = {43'[COND_BR_address [25]], COND_BR_address, 2'b0} Signado DTAddr = {55'[DT_address [8]], DT_address Signado DTAddr = {55'[DT_address [8]], DT_address Signado MOVImme {48'b0, MOV_immediate} Admic test&set pair; R[Rm] = 0 if pair atomic, 1 if not atomic Operands considered unsigned numbers (vs. 2's complement) Since I, B, and CB instruction formats have opcodes narrower than 11 bits, they occupy a range of 11-bit opcodes

OVERFLOW

Operation	Operand A	Operand B	Result indicating overflow
A + B	≥ 0	≥ 0	< 0
A + B	< 0	< 0	≥ 0
A – B	≥ 0	< 0	< 0
A – B	< 0	≥ 0	≥ 0

(10) If neither is operand a NaN and Value1 == Value2, FLAGS = 4'b0110; If neither is operand a NaN and Value1 < Value2, FLAGS = 4'b1000; If neither is operand a NaN and Value1 > Value2, FLAGS = 4'b0010; If an operand is a Nan, operands are unordered

ARITHMETIC CORE INSTRUCTION SET					
		FOR-	OPCODE/ SHAMT		
NAME, MNEMON	IC	MAT	(Hex)	OPERATION (in Verilog)	Notes
Floating-point ADD Single	FADDS	R	0F1 / 0A	S[Rd] = S[Rn] + S[Rm]	
Floating-point ADD Double	FADDD	R	0F3 / 0A	D[Rd] = D[Rn] + D[Rm]	
Floating-point CoMPare Single	FCMPS	R	0F1 / 08	FLAGS = (S[Rn] vs S[Rm])	(1,10)
Floating-point CoMPare Double	FCMPD	R	0F3 / 08	FLAGS = (D[Rn] vs D[Rm])	(1,10)
Floating-point DIVide Single	FDIVS	R	0F1 / 06	S[Rd] = S[Rn] / S[Rm]	
Floating-point DIVide Double	FDIVD	R	0F3 / 06	D[Rd] = D[Rn] / D[Rm]	
Floating-point MULtiply Single	FMULS	R	0F1 / 02	S[Rd] = S[Rn] * S[Rm]	
Floating-point MULtiply Double	FMULD	R	0F3 / 02	D[Rd] = D[Rn] * D[Rm]	
Floating-point SUBtract Single	FSUBS	R	0F1 / 0E	S[Rd] = S[Rn] - S[Rm]	
Floating-point SUBtract Double	FSUBD	R	0F3 / 0E	D[Rd] = D[Rn] - D[Rm]	
LoaD Single floating-point	LDURS	R	7C2	S[Rt] = M[R[Rn] + DTAddr]	(5)
LoaD Double floating-point	LDURD	R	7C0	D[Rt] = M[R[Rn] + DTAddr]	(5)
MULtiply	MUL	R	4D8 / 1F	R[Rd] = (R[Rn] * R[Rm]) (63:0)	
Signed DIVide	SDIV	R	4D6 / 02	R[Rd] = R[Rn] / R[Rm]	
Signed MULtiply High	SMULH	R	4DA	R[Rd] = (R[Rn] * R[Rm]) (127:64)	
STore Single floating-point	STURS	R	7E2	M[R[Rn] + DTAddr] = S[Rt]	(5)
STore Double floating-point	STURD	R	7E0	M[R[Rn] + DTAddr] = D[Rt]	(5)
Unsigned DIVide	UDIV	R	4D6 / 03	R[Rd] = R[Rn] / R[Rm]	(8)
Unsigned MULtiply High	UMULH	R	4DE	R[Rd] = (R[Rn] * R[Rm]) (127:64)	(8)

(2)

CORE	INSTRUCTION FORMATS	

R	opcode		Rm	shamt		Rn		Rd	
	31	21 20	16	15	10	9	5 4		0
I	opcode		ALU_in	nmediate		Rn		Rd	
	31	22 21	0.115		10	9	5 4		0
D	opcode		DT_ad	dress	op	Rn		Rt	
	31	21 20		12	11 10	9	5 4		0
В	opcode			BR_ad	dress				
	31 26 25								0
CB	Opcode		COND	BR addre	ss			Rt	
	31 24 23						5 4		0
IM	opcode	LSL		MOV imn	nediat	te		Rd	
	31	23 22 21	20				5 4		0

PSEUDOINSTRUCTION SET

NAME	MNEMONIC	OPERATION
CoMPare	CMP	FLAGS = R[Rn] - R[Rm]
CoMPare Immediate	CMPI	FLAGS = R[Rn] - ALUImm
LoaD Address	LDA	R[Rd] = R[Rn] + DTAddr
MOVe	MOV	R[Rd] = R[Rn]

REGISTER NAME, NUMBER, USE, CALL CONVENTION

NAME	NUMBER	USE	PRESERVED ACROSS A CALL
X0 - X7	0-7	Arguments / Results	No
X8	8	Indirect result location register	No
X9 - X15	9-15	Temporaries	No
X16 (IP0)	16	May be used by linker as a scratch register; other times used as temporary register	No
X17 (IP1)	17	May be used by linker as a scratch register; other times used as temporary register	No
X18	18	Platform register for platform independent code; otherwise a temporary register	No
X19-X27	19-27	Saved	Yes
X28 (SP)	28	Stack Pointer	Yes
X29 (FP)	29	Frame Pointer	Yes
X30 (LR)	30	Return Address	Yes
XZR	31	The Constant Value 0	N.A.

CONDITIONAL BRANCHES

	Signed Nume	rs	Unsigned Numbers		
Comparision	Instruction	CC Test	Instruction	CC Test	
=	B.EQ	Z=1	B.EQ	Z=1	
*	B.NE	Z=0	B.NE	Z=0	
<	B.LT	N≠V	B.LO	C=0	
≤	B.LE	⊏(Z=0 & N=V)	B.LS	r(Z=0 & C=1)	
>	B.GT	(Z=0 & N=V)	B.HI	(Z=0 & C=1)	
2	B GF	N=V	B HS	C=1	

Signed and Unsigned numbers	
Instruction	CC Test
Branch on minus (B.MI)	N=1
Branch on plus (B.PL)	N=0
Branch and overflow set (B.VS)	V=1
Branch and overflow clear (B.VC)	V=0

	Operation	Operand A	Operand B	Result indicating overflow
Г	A + B	≥ 0	≥ 0	< 0
	A + B	< 0	< 0	≥ 0
Г	A-B	≥ 0	< 0	< 0
Г	A – B	< 0	≥ 0	≥ 0

2. Fold bottom side (columns 3 and 4) together LEGv8 Reference Data Card ("Green Card") 1. Pull along perforation to separate card

				Chame	11-bit Op	
Mnemonic	tion Format	Width (bits)	ocode Binary	Shamt Binary	Range Start (Hex) 1	
3	В	6	000101	Billary	0A0	0BF
MULS	R	11	000101	000010	0710 0F1	ODI
DIVS	R	11	00011110001	000110	0F1	
CMPS	R	11	00011110001	001100	0F1	
'ADDS	R	11	00011110001	001010	0F1	
SUBS	R	11	00011110001	001110	0F1	
MULD	R	11	00011110001	000010	0F3	
PDIVD	R	11	00011110011	000010	0F3	
FCMPD	R	11	00011110011	001100	0F3	
FADDD	R	11	00011110011	001010	0F3	
SUBD	R	11	00011110011	001110	0F3	
STURB	D	11	0011110011	001110	100	
LDURB	D	11	00111000010		1C2	
B.cond	CB	8	01010100		2A0	2A7
STURH	D	11	01111000000		3C0	
LDURH	D	11	01111000000		3C2	
AND	R	11	10001010000		450	
ADD	R	11	10001010000		458	
ADDI	I	10	10001011000		488	489
ANDI	I	10	1001000100		490	491
BL	В	6	1001001000		4A0	4BF
SDIV	R	11	100101	000010	4D6	
JDIV	R	11	10011010110	000010	4D6	
MUL	R	11	10011010110	011111	4D8	
SMULH	R	11	10011011000	011111	4DA	
UMULH	R	11	10011011010		4DF	
ORR	R	11	101010101000		550	
ADDS	R	11	10101010000		558	
ADDIS	I	10	1011000100		588	589
ORRI	I	10	1011000100		590	591
CBZ	CB	8	10110100		5A0	5A7
CBNZ	CB	8	10110100		5A8	5AF
STURW	D	11	10111000000		5C0	
LDURSW	D	11	10111000000		5C4	
STURS	R	11	101111000100		5E0	
LDURS	R	11	10111100000		5E2	
STXR	D	11	11001000000		640	
LDXR	D	11	11001000000		642	
EOR	R	11	11001000010		650	
SUB	R	11	11001010000		658	
SUBI	I	10	110101011000		688	689
EORI	I	10	1101000100		690	691
MOVZ	IM	9	1101001000		694	697
LSR	R	11	110100101		69A	
LSL	R	11	11010011010		69A	
SR BR	R	11	11010011011		69B	
ANDS	R	11	111010110000		750	
	R	11	11101010000		758	
SUBS	I	10	111101011000		788	789
NID TO			1111000100		790	791
SUBIS	T					
ANDIS	I	10				
ANDIS MOVK	IM	9	111100101		794	797
						797

(1) Since I, B, and CB instruction formats have opcodes narrower than 11 bits, they occupy a range of 11-bit opcodes, e.g., the 6-bit B format occupies 32 (2⁵) 11-bit opcodes.

CONDITIONAL BRANCHES

Instruction	Rt [4:0]	Instruction	Rt [4:0]	
B.EQ	00000	B.VC	00111	
B.NE	00001	B.HI	01000	
B.HS	00010	B.LS	01001	
B.LO	00011	B.GE	01010	
B.MI	00100	B.LT	01011	
B.PL	00101	B.GT	01100	
B.VS	00110	B.LE	01101	

INSTRUCCIONES IMPLEMENTADAS


Instruction	ALUOp	Instruction operation	Opcode field	Desired ALU action	ALU control input
LDUR	00	load register	XXXXXXXXXX	add	0010
STUR	00	store register	XXXXXXXXXX	add	0010
CBZ	01	compare and branch on zero	XXXXXXXXXX	pass input b	0111
R-type	10	ADD	10001011000	add	0010
R-type	10	SUB	11001010000	substract	0110
R-type	10	AND	10001010000	AND	0000
R-type	10	ORR	10101010000	OR	0001

Instuction	Reg2Loc	ALUSrc	MemtoReg	RegWrite	MemRead	MemWrite	Branch	ALUOp1	ALUOp0
R-format	0	0	0	1	0	0	0	1	0
LDUR	X	1	1	1	1	0	0	0	0
STUR	1	1	X	0	0	1	0	0	0
CBZ	1	0	X	0	0	0	1	0	1

IEEE 754 FLOATING-POINT STANDARD

	IEEE 754 Symbols				
	Exponent	Fraction	Object		
(-1) ^s × (1 + Fraction) × 2 ^(Exponent - Bias)	0	0	± 0		
where Single Precision Bias = 127,	0	≠ 0	± Denorm		
Double Precision Bias = 1023	1 to MAX - 1	anything	± F1. Pt. Num.		
	MAX	0	± ∞		
IEEE Single Precision and	MAX	≠ 0	NaN		
Double Precision Formats:	S.P. MAX = 25	55, D.P. MAX	= 2047		

ble Preci	sion F	ormats:	S.P. $MAX = 255$, D.P. $MAX = 2047$			
S		Exponent		Fraction		
31	30	23 23	2	0		
S		Exponent		Fraction		
63	62		52 51	0		



DATA ALIGNMENT

	Wo	ord			W	ord	
Half	word	Half	word	Half	word	Half	word
Byte							

Value of three least significant bits of byte address (Big Endian)

F	EXCEPTION S	YNDROME I	REGI	STER (ESR)	
	Exception Class (EC)	Instruction Length (IL)		Instruction Specific Syndrome field (ISS)	
3	1 26	25	24		0

EXCEPTION CLASS

EC	Class	Cause of Exception	Number	Name	Cause of Exception
0	Unknown	Unknown	34	PC	Misaligned PC exception
7	SIMD	SIMD/FP registers disabled	36	Data	Data Abort
14	FPE	Illegal Execution State	40	FPE	Floating-point exception
17	Sys	Supervisor Call Exception	52	WPT	Data Breakpoint exception
32	Instr	Instruction Abort	56	ВКРТ	SW Breakpoint Exception

SIZE PREFIXES AND SYMBOLS

SIZE	PREFIX	SYMBOL	SIZE	PREFIX	SYMBOL
10 ³	Kilo-	K	210	Kibi-	Ki
10^{6}	Mega-	M	2^{20}	Mebi-	Mi
10 ⁹	Giga-	G	2^{30}	Gibi-	Gi
10^{12}	Tera-	T	2 ⁴⁰	Tebi-	Ti
10^{15}	Peta-	P	250	Pebi-	Pi
10^{18}	Exa-	E	260	Exbi-	Ei
10^{21}	Zetta-	Z	270	Zebi-	Zi
10^{24}	Yotta-	Y	280	Yobi-	Yi
10 ⁻³	milli-	m	10 ⁻¹⁵	femto-	f
10 ⁻⁶	micro-	μ	10-18	atto-	a
10-9	nano-	n	10-21	zepto-	z
10-12	pico-	р	10-24	yocto-	У

IMPLEMENTACIÓN DE LA ISA

