

Name: Pei Chi Chen

ASU ID:1234481926

## Block Diagram:





Figure 1: Block Diagram

## Design Decision:

Transformation Block:



The dot product operation between each pair of 96 vectors is divided into three equal segments of length 32. Every of these segments contains 4 stages First, it loads feature data, and then perform element-wise feature and weight data multiplication. Afterwards, the multiplier block sums every group of 8 (4 groups in total) of the partial products. Finally sum the partial sum and carry with accumulated value stored in the dot\_product registers.





Figure 2: Transformation FSM during Transformation stage



### Combination Block:

Assume the `coo_in` is  $(x,y)$ , The `Read_1` state sum the  $x^{\text{th}}$  row of FMWM matrix with the  $y^{\text{th}}$  row in the corresponding `ADJ_FM_WM` memory, and the products will be ready to write after the `Write_1` stage. Since the adjacency matrix is symmetric, the `Read_2` and `Write_2` stages are performing the same operation on the  $y^{\text{th}}$  row of FMWM and sum it with  $x^{\text{th}}$  row of `ADJ_FM_WM` memory.



ARG\_MAX Block:

start	read	write	Done
-------	------	-------	------

The argmax block read in the row from ADJ\_FM\_WM, and write to the register after the write signal is asserted in Write stage. After 6 rows are processed, the FSM enters Done stage.




Figure 6: ARG\_MAX block during ARG\_MAX stage

Total latency:

Time:  $5.9702 \times 10^{-5}$  ms=59.7ns at the clock frequency of 1667MHz




Figure 7: post synthesis simulation




Figure 8: post APR simulation



## Power:

321.7 mW at clk period = 600ps


```
Total Power
-----
Total Internal Power:      95.52620009      29.6939%
Total Switching Power:    226.17582910      70.3057%
Total Leakage Power:       0.00129508       0.0004%
Total Power:              321.70332444
-----
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1630.79MB/1630.79MB)
```

## Area:

0.0932mm<sup>2</sup>

```
=====
Floorplan/Placement Information
=====
Total area of Standard cells: 87057.996 um^2
Total area of Standard cells(Subtracting Physical Cells): 26610.949 um^2
Total area of Macros: 0.000 um^2
Total area of Blockages: 0.000 um^2
Total area of Pad cells: 0.000 um^2
Total area of Core: 87079.225 um^2
Total area of Chip: 93151.877 um^2
Effective Utilization: 1.0000e+00
Number of Cell Rows: 273
```

## Innovus Layout:



## Innovus Density:

Density: 32.467%=0.32467

optDesign Final SI Timing Summary			
Setup mode	all	reg2reg	default
WNS (ns):	0.061	0.061	0.075
TNS (ns):	0.000	0.000	0.000
Violating Paths:	0	0	0
All Paths:	3898	1464	3216

DRVs	Real		Total
	Nr nets(terms)	Worst Vio	Nr nets(terms)
max_cap	0 (0)	0.000	0 (0)
max_tran	0 (0)	0.000	0 (0)
max_fanout	205 (205)	-59	205 (205)
max_length	0 (0)	0	0 (0)

Density: 32.467%

Total number of glitch violations: 0

Gate Count:

Number of gates: 37662

```
innovus 3> reportGateCount
Gate area 0.6998 um^2
[0] GCN Gates=37662 Cells=14170 Area=26357.8 um^2
```

DRC Results:

Innovus Connectivity:

```
#####
# Generated by: Cadence Innovus 17.12-s095_1
# OS: Linux x86_64(Host ID nc-asu6-l02.apporto.com)
# Generated on: Fri May 2 18:28:53 2025
# Design: GCN
# Command: verifyConnectivity -type all -noAntenna -error 1000000 -warning 50
#####
Verify Connectivity Report is created on Fri May 2 18:28:53 2025

Multi-CPU acceleration using 16 CPU

Use pthread

Begin Summary
Found no problems or warnings.
End Summary
```

```

***** Start: VERIFY CONNECTIVITY *****
Start Time: Sat May  3 04:24:46 2025

Design Name: GCN
Database Units: 4000
Design Boundary: (0.0000, 0.0000) (305.4240, 304.9920)
Error Limit = 1000; Warning Limit = 50
Check all nets
**** 04:24:46 **** Processed 5000 nets.
**** 04:24:46 **** Processed 10000 nets.

Begin Summary
  Found no problems or warnings.
End Summary

End Time: Sat May  3 04:24:47 2025
Time Elapsed: 0:00:01.0

***** End: VERIFY CONNECTIVITY *****
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.8  MEM: -0.070M)

innovus 5>

```

## Innovus DRC:

```

#####
# Generated by:      Cadence Innovus 17.12-s095_1
# OS:                Linux x86_64(Host ID nc-asu6-l08.apporto.com)
# Generated on:      Fri May  2 23:47:55 2025
# Design:            GCN
# Command:           verify_drc
#####

```

No DRC violations were found

```

VERIFY DRC ..... Sub-Area: {62.208 183.168 124.416 244.224} 17 of 25
VERIFY DRC ..... Sub-Area : 17 complete 0 Viols.
VERIFY DRC ..... Sub-Area: {124.416 183.168 186.624 244.224} 18 of 25
VERIFY DRC ..... Sub-Area : 18 complete 0 Viols.
VERIFY DRC ..... Sub-Area: {186.624 183.168 248.832 244.224} 19 of 25
VERIFY DRC ..... Sub-Area : 19 complete 0 Viols.
VERIFY DRC ..... Sub-Area: {248.832 183.168 305.424 244.224} 20 of 25
VERIFY DRC ..... Sub-Area : 20 complete 0 Viols.
VERIFY DRC ..... Sub-Area: {0.000 244.224 62.208 304.992} 21 of 25
VERIFY DRC ..... Sub-Area : 21 complete 0 Viols.
VERIFY DRC ..... Sub-Area: {62.208 244.224 124.416 304.992} 22 of 25
VERIFY DRC ..... Sub-Area : 22 complete 0 Viols.
VERIFY DRC ..... Sub-Area: {124.416 244.224 186.624 304.992} 23 of 25
VERIFY DRC ..... Sub-Area : 23 complete 0 Viols.
VERIFY DRC ..... Sub-Area: {186.624 244.224 248.832 304.992} 24 of 25
VERIFY DRC ..... Sub-Area : 24 complete 0 Viols.
VERIFY DRC ..... Sub-Area: {248.832 244.224 305.424 304.992} 25 of 25
VERIFY DRC ..... Sub-Area : 25 complete 0 Viols.

Verification Complete : 0 Viols.

*** End Verify DRC (CPU: 0:00:48.5  ELAPSED TIME: 49.00  MEM: 336.7M) ***

innovus 4>

```



### Virtuoso DRC:

Calibre - RVE v2017.4.35.25: GCN.drc.results

File View Highlight Tools Window Setup

Show Unresolved GCN, 5300 Results (in 17 of 334 Checks)

Check / Cell	Result
Check V0.S.1	1000
Check M1.S.6	4
Check V1.S.2	4
Check V2.M3.AUX.2	620
Check M4.AUX.1	1000
Check M4.AUX.2	1000
Check M5.AUX.1	876
Check M5.AUX.2	247
Check M6.AUX.1	320
Check M6.AUX.2	18
Check M7.AUX.1	152
Check M7.AUX.2	28
Check V7.M8.AUX.2	10
Check M8.W.4	10
Check M9.W.4	5
Check V8.M8.EN.1	4
Check V8.M9.EN.2	2

10) Check V0.S.1, Cell GCN: 2 Edges  
2 Edges. Coordinates in cell GCN  
( 2.709 17.204) ( 2.727 17.204)  
( 2.709 17.215) ( 2.727 17.215)

Rule File Pathname: /home/a19357\_asu/asap7\_rundir/\_drcRules\_calibre\_asap7.rul  
RVE Show Layers: 18 19

### LVS Results:

[illegible]

## Timing Report:

### Worst Case SetUp:

