

# A Short Introduction to Digital Logic Design



Z. Jerry Shi

Department of Computer Science and Engineering  
University of Connecticut

Based on materials from Computer Organization: the Hardware/Software Interface by  
D. Patterson and J. Hennessy

# Outline

---


- Gates and truth table ([Appendix A.2](#))
- Build a combinational circuit with gates ([Appendix A.3](#))
  - Common combinational circuit modules
  - Decoder and multiplexor
- Basic arithmetic logic unit ALU ([Appendix A.5](#))

Operator	Digital logic design	Python (bitwise)	Python (logical)
AND	$X \cdot Y$	$X \& Y$	and
OR	$X + Y$	$X   Y$	or
NOT	$\bar{X}$	$\sim X$	not
XOR	$X \oplus Y$	$X \wedge Y$	

# How is a bit handled in digital circuit?

- The value of a bit is represented by the states of circuit elements



For example,



High voltage (e.g., 3.3V) indicates 1 and low voltage (e.g., 0V) indicates 0


Controlling the switches,  
we can set a signal/bit to 0 or 1

We build gates to compute on bits



# Gates

- Gates are small circuit that computes on bits
  - A network of switches in each gate sets the output to 0 or 1



We can build any digital circuit with these three kinds of gates!

# Combinational versus sequential

---

Two types of circuit:

- **Combinational circuit**: *No time/history!* the outputs depend on the current input values
- **Sequential circuit**: the outputs also depend on the history of inputs *(clock)*
  - Two identical sequential circuits may produce different outputs even if their current inputs are the same

# Truth table: NOT, AND, OR

- AND, OR, and NOT gates are combinational circuit
  - We can use truth tables to describe their functions
  - Pay attention to the new notation for NOT, AND, and OR operations

NOT:  $\bar{X}$

X	NOT X
0	1
1	0

AND:  $X \cdot Y$

X	Y	X AND Y
0	0	0
0	1	0
1	0	0
1	1	1

OR:  $X + Y$

X	Y	X OR Y
0	0	0
0	1	1
1	0	1
1	1	1

# Logic expression and equations

- Logic function can be defined with logic equations

Variable = logic expression

Logic expression is also called Boolean expression.

**Literal:** a variable or its complement, for example,  $X$ ,  $\bar{X}$ , Sel

**Expression:** literals combined by AND, OR, parentheses, and NOT

$$P \cdot \bar{Q} \cdot R \cdot (X + Y) \cdot (A + \overline{B \cdot C}) + \bar{A} \cdot D$$

Handwritten annotations for the equation above:

- A red oval encircles the entire expression.
- A blue arrow points from the word "and" to the first dot ( $\cdot$ ) between  $P$  and  $\bar{Q}$ .
- A blue arrow points from the word "or" to the plus sign ( $+$ ) between  $(X + Y)$  and  $(A + \overline{B \cdot C})$ .
- A blue arrow points from the word "not" to the bar over  $Q$  ( $\bar{Q}$ ).
- A red arrow points from the word "or" to the plus sign ( $+$ ) between  $(A + \overline{B \cdot C})$  and  $\bar{A} \cdot D$ .
- A red arrow points from the word "and" to the dot ( $\cdot$ ) between  $\bar{A}$  and  $D$ .
- A red arrow points from the word "not" to the bar over  $B \cdot C$  ( $\overline{B \cdot C}$ ).
- A red double-headed arrow points from the red oval to the text "or and not".

Logic Equation:

$$E = (A + \overline{B \cdot C}) \cdot D$$

Sum of product






$$R_d = R_{S1} \cdot R_{S2}$$

Handwritten annotations for the equation above:

- A blue arrow points from the word "out" to  $R_d$ .
- A blue arrow points from the word "input" to  $R_{S1}$ .
- A blue arrow points from the word "input" to  $R_{S2}$ .
- A blue arrow points from the word "and" to the dot ( $\cdot$ ) between  $R_{S1}$  and  $R_{S2}$ .
- A blue arrow points from the word "function" to the equals sign ( $=$ ).
- Below  $R_d$  is a blue label  $(c)$ .
- Below  $R_{S1}$  is a blue label  $(a)$ .
- Below  $R_{S2}$  is a blue label  $(b)$ .

# Boolean algebra

Logic expressions can be transformed with laws in Boolean algebra

Identity laws	$A + 0 = A$	$A \cdot 1 = A$
Zero and One laws	$A + 1 = 1$ 	$A \cdot 0 = 0$ 
Inverse laws	$A + \bar{A} = 1$ 	$A \cdot \bar{A} = 0$
Commutative laws	$A + B = B + A$	$A \cdot B = B \cdot A$
Associative laws	$A + (B + C) = (A + B) + C$	$A \cdot (B \cdot C) = (A \cdot B) \cdot C$
Distributive laws	$A \cdot (B + C) = (A \cdot B) + (A \cdot C)$	$A + (B \cdot C) = (A + B) \cdot (A + C)$
<u>DeMorgan's laws</u> <del>XXXX</del>	<u><math>\overline{A + B} = \bar{A} \cdot \bar{B}</math></u>	$\overline{A \cdot B} = \bar{A} + \bar{B}$



# Product term and sum term

**Product term** : A single literal or a product (AND) of two or more literals

(and)

A,

$\bar{B}$ ,

$A \cdot B$ ,

$A \cdot B \cdot C$ ,

$D \cdot E \cdot \bar{F}$

**Sum term** : A single literal or a logical sum (OR) of two or more literals

(or)

A,

$\bar{B}$ ,

$A + B$ ,

$X + Y + \bar{Z}$

# Assignments *(and)*

- 0 or 1 can be assigned to a variable

Only one assignment makes a product term evaluated to 1

For each product term, find the assignment that makes it equal to 1

$$A \cdot B = 1$$

$$A \cdot \overline{B} \cdot \overline{C}$$

*Handwritten annotations:*  
A red arrow points from the  $\overline{B}$  term to  $B=0$ .  
A red arrow points from the  $\overline{C}$  term to  $\overline{C}=1$ .

$$D \cdot E \cdot \overline{F} \cdot \overline{G}$$

*Handwritten annotations:*  
Red numbers 1, 1, 0, 0 are written above D, E,  $\overline{F}$ , and  $\overline{G}$  respectively.

# Question

What is the assignment that makes the following product term to be 1?

Write three bits, starting from A.

$$A \cdot B \cdot \bar{C} = 1$$

*Handwritten red arrow pointing to the bar over C with the word "not" written next to it.*

$$A = 1$$

$$B = 1$$

$$C = 0, \bar{C} = 1$$

# Sum of product

**Sum-of-product** : A logical sum of product terms

$$\underbrace{A \cdot B \cdot C}_{\textcircled{1} \text{ product}} + \underbrace{C \cdot D}_{\textcircled{2} \text{ Sum}} + E$$

All logic expressions can be represented as a **sum of product**

If we have a logic expression, we can transform it into a sum of product

$$(A + B) \cdot (C + D) = \underbrace{A \cdot C} + \underbrace{A \cdot D} + \underbrace{B \cdot C} + \underbrace{B \cdot D} \rightarrow \text{Diagram}$$

$$\overline{X + Y} = \overline{X} \cdot \overline{Y}$$

X	Y	Z <sub>1</sub>	Z <sub>2</sub>
0	0	1	1
0	1	0	0

# Write logic equation from truth table

We can write a logic equation from a truth table

1. Write a product term for each row where the function outputs 1
2. Write a sum of products by ORing all the product terms

Sum of product  
Truth Table  $\longleftrightarrow$  logic function

Example: Write the logic equation for function G.

$X \oplus Y$

X	Y	G
0	0	0
0	1	1
1	0	1
1	1	0

$$\bar{X} \cdot Y$$

$$X \cdot \bar{Y}$$

Step 1

$$G = X \cdot \bar{Y} + \bar{X} \cdot Y$$

Step 2

# Example

- Write the logic equation for function F.

	X	Y	Z	F	
0	0	0	0	0	
1	0	0	1	<del>1</del>	→ $\overline{X}\overline{Y}Z$
2	0	1	0	<del>1</del>	→ $\overline{X}Y\overline{Z}$
3	0	1	1	0	
4	1	0	0	<del>1</del>	→ $X\overline{Y}\overline{Z}$
5	1	0	1	<del>1</del>	→ $X\overline{Y}Z$
6	1	1	0	0	
7	1	1	1	<del>1</del>	→ $XYZ$

Handwritten notes to the right of the table show the minterms for F=1:  $\overline{X}\overline{Y}Z$ ,  $\overline{X}Y\overline{Z}$ ,  $X\overline{Y}\overline{Z}$ ,  $X\overline{Y}Z$ , and  $XYZ$ . Blue plus signs indicate the sum of these minterms. A red arrow points to the row index 7.

We can number the rows with the binary number formed by bits X, Y, and Z

# Answer

- Write the logic equation for function F.

$$F = \bar{X} \cdot \bar{Y} \cdot Z + \bar{X} \cdot Y \cdot \bar{Z} + X \cdot \bar{Y} \cdot \bar{Z} + X \cdot Y \cdot Z$$

	X	Y	Z	F
0	0	0	0	0
1	0	0	1	1
2	0	1	0	1
3	0	1	1	0
4	1	0	0	1
5	1	0	1	0
6	1	1	0	0
7	1	1	1	1

Handwritten logic equation derivation:


$$\bar{X} \cdot \bar{Y} \cdot Z + \bar{X} \cdot Y \cdot \bar{Z} + X \cdot \bar{Y} \cdot \bar{Z} + X \cdot Y \cdot Z$$

Arrows indicate the mapping from the truth table rows to the terms in the equation:

- Row 1 (X=0, Y=0, Z=1) maps to  $\bar{X} \cdot \bar{Y} \cdot Z$
- Row 2 (X=0, Y=1, Z=0) maps to  $\bar{X} \cdot Y \cdot \bar{Z}$
- Row 4 (X=1, Y=0, Z=0) maps to  $X \cdot \bar{Y} \cdot \bar{Z}$
- Row 7 (X=1, Y=1, Z=1) maps to  $X \cdot Y \cdot Z$

# Implementation of Logic Circuit

- A sum of product can be implemented with two-level circuit.




Both A and  $\bar{A}$  are literals. This is still a two-level circuit.  
NOT is only needed at input



# Two-level circuit


---

- All the combinational circuit can be implemented as two-level AND and OR gates
  - Direct implementation of sum of product



# Example of two-level circuit

- Can you write the logic expressions for D, E, and F?



# X in Truth Table

- X at output: Don't care
  - Designer can set the output to 0 or 1. Either is correct.
  - Designer picks 0 or 1, e.g., for simpler implementation
- X at input: The signal can be 0 or 1. It does not affect the output

A	B	C	F	G
0	0	0	0	1
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	X
1	0	1	0	X
1	1	X	1	X

G can be  
either 0 or 1

C can be either 0 or 1.

ABC = 110 and 111 have the same output

# Example: Implementation 1

Set don't cares at output to 001.

A	B	C	G
0	0	0	1
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	0
1	1	X	1

$A \cdot B$

Since C does not affect the output in this row, we do not include C in the product term

$$G = \bar{A} \cdot \bar{B} \cdot \bar{C} + \bar{A} \cdot B \cdot C + A \cdot B$$

## Example: Implementation 2


Set don't cares at output to 000.

A	B	C	G
0	0	0	1
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	0
1	1	X	0


$$G = \bar{A} \cdot \bar{B} \cdot \bar{C} + \bar{A} \cdot B \cdot C$$

## Example: Implementation 3


Another way to set don't cares



A	B	C	G
0	0	0	1
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1



Advantage:  
G does not depend on A

$$G = \bar{B} \cdot \bar{C} + B \cdot C$$


All three implementations meet the spec, but they are different.

# Decoder

RISC-V  $\xrightarrow{\text{ENC}}$  machine code  
 $\xleftarrow{\text{DEC}}$


- $n$ -bit input,  $2^n$ -bit output
- One and only one output specified by input is asserted (i.e., 1)

Example: A 3 to 8 decoder.

Write a logic equation for Out6.

XXXXX }  $X_0$   
 $X_{31}$


Three bits in the input: I2, I1, and I0



# Example

- Design a 1-2 decoder
  - S activates one of the output signals: Out1 or Out0
- Write the logic equation for Out1 and Out0

S	Out1	Out0
0	0	1
1	1	0



$$\begin{aligned} Out1 &= S \\ Out0 &= \overline{S} \end{aligned}$$



# Multiplexor (MUX)


*selector*

- Select one out of multiple data sources

Example: **2-1 multiplexor**

Use 1 bit to select one out of two input. (if-then-else)


```
if s == 0:  
    C = A  
else:  
    C = B
```



How can we implement the MUX with gates?

# Example: implementation of 2-1 MUX

Logic expression:  $C = \bar{S} \cdot A + S \cdot B$



if  $S=0$ ,  $C=A$

if  $S=1$ ,  $C=B$

Idea:

Use AND gates as switch

A 1-to-2 decoder decides which switch is on

OR gate combines the output of AND gates



This is a 1-bit 2-1 Mux.  
How do we design a 32-bit Mux?

MyHDL implementation:

[cse3666/mux.py at master · zhijieshi/cse3666 \(github.com\)](https://github.com/zhijieshi/cse3666/blob/master/mux.py)

# 32-bit 2-1 Multiplexor


- Just make 32 copies and get an array of 32 1-bit MUX
- All controlled by the same select signal




# Example: 4-1 multiplexor

Use 2-bit Sel to select one out of four. (if-then-else)

```
# MyHDL
@always_comb
def mux_logic():
    if sel == 0:
        z.next = a
    elif sel == 1:
        z.next = b
    elif sel == 2:
        z.next = c
    else:
        z.next = d
```



How can we implement it with basic gates?



## Example: 4-1 multiplexor

Assume S1 and S0 are bits 1 and 0 in Sel.

Let us use E0, E1, E2 and E3 to indicate which branch is enabled.

$$E0 = \overline{S1} \cdot \overline{S0} \quad E1 = \overline{S1} \cdot S0 \quad E2 = S1 \cdot \overline{S0} \quad E3 = S1 \cdot S0$$

$$\begin{aligned} Z &= E0 \cdot A + E1 \cdot B + E2 \cdot C + E3 \cdot D \\ &= \overline{S1} \cdot \overline{S0} \cdot A + \overline{S1} \cdot S0 \cdot B + S1 \cdot \overline{S0} \cdot C + S1 \cdot S0 \cdot D \end{aligned}$$

# MyHDL


```
z.next = ((~S1 & ~S0 & A) | (~S1 & S0 & B) |  
          ( S1 & ~S0 & C) | ( S1 & S0 & D)) & 1
```

# "& 1" Keeps only the lowest bit

# because ~1 is not 0

# 1-bit full adder

*add Rd, RSI, RS2*  
*a b*



Inputs			Outputs		Comments
a	b	CarryIn	CarryOut	Sum	
0	0	0	0	0	$0 + 0 + 0 = 00_{\text{two}}$
0	0	1	0	1	$0 + 0 + 1 = 01_{\text{two}}$
0	1	0	0	1	$0 + 1 + 0 = 01_{\text{two}}$
0	1	1	1	0	$0 + 1 + 1 = 10_{\text{two}}$ <i>① abc</i>
1	0	0	0	1	$1 + 0 + 0 = 01_{\text{two}}$
1	0	1	1	0	$1 + 0 + 1 = 10_{\text{two}}$ <i>① abc</i>
1	1	0	1	0	$1 + 1 + 0 = 10_{\text{two}}$ <i>① abc</i>
1	1	1	1	1	$1 + 1 + 1 = 11_{\text{two}}$ <i>① abc</i>

# Generating CarryOut

$$\bar{a} b c + a \bar{b} c + a b \bar{c} + a b c$$


## CarryOut

$$= a \cdot b \cdot \overline{\text{CarryIn}} + a \cdot \bar{b} \cdot \text{CarryIn} + \bar{a} \cdot b \cdot \text{CarryIn} + a \cdot b \cdot \text{CarryIn}$$

$$= \underline{a \cdot b} + \underline{a \cdot \text{CarryIn}} + \underline{b \cdot \text{CarryIn}}$$

[sum of product]

2-level  
logic circuit




# Calculating sum

- From the truth table, we can write an equation for sum, using AND, OR, and NOT

$$\text{Sum} = \bar{a} \cdot \bar{b} \cdot c + \bar{a} \cdot b \cdot \bar{c} + a \cdot \bar{b} \cdot \bar{c} + a \cdot b \cdot c$$

- Or, we can use XOR gates:

$$\text{Sum} = a \oplus b \oplus c$$



In the earlier example, the equation for F is:

$$F = \bar{X} \cdot \bar{Y} \cdot Z + \bar{X} \cdot Y \cdot \bar{Z} + X \cdot \bar{Y} \cdot \bar{Z} + X \cdot Y \cdot Z$$





# Arithmetic and Logic Unit (ALU) *(Combining logic Adder) → CPU*

- ALU is the circuit that performs arithmetic and logic operations

- We now have an adder

- We can build a logic unit that supports AND and OR




The logic unit supports AND and OR. A 2-1 MUX selects either AND or OR result.

How do we put them together?

# 1-bit ALU


- Here is a 1-bit ALU that can perform AND, OR, and addition
  - All three results are generated, and only one of them is selected



How do we build a 32-bit ALU?


# Integer Addition Example

Example:  $7 + 6$



# 32-bit ALU

- All 1-bit ALUs performs the same operation, specified by the same Operation signal
- AND and OR are supported naturally
- Carry is chained for addition
  - ALU0 is the LSB



# How do we do subtraction?

---

Count 31

# Integer Subtraction Example

To perform subtraction, we add the negation of the second operand

$$A - B = A + (-B)$$

Example:  $7 - 6 = 7 + (-6)$

7:     0000 0111

6:     0000 0110

# bits for 6 and 7 are provided

```
      0000 0111
      1111 1001
+   1 1111 1111
-----
      0000 0001
```

# flip bits in 6

# add one by setting C0 to 1

# green bits are not input

# Subtraction

To negate a two's complement number, flip all the bits and add 1.


$$a - b = a + (-b) = a + \bar{b} + 1$$

2's compl

Binvert

Operation

CarryIn



ALU0:  $\rightarrow +$   
CarryIn is set to 1  
for subtraction

and  
or  
+  
-  $\sqrt{\text{most expensive!}}$

b is inverted  
for sub



# Support for BEQ and BNE

- How do we check if two 32-bit values are the same?

BEQ, BNE

$A == B$

beq R51, R52, label  
(bne)



$a-b$

0x00000002


0x00000002



Bnegate

Req. RS1, RS2, (label)  
(Operation)

## Final ALU with zero detector



Check if all bits in result are 0

What can this ALU do?


# ALU we will use

- Support the following operations:
  - AND, OR, add, sub
- ALU operation has 4 bits, specifying the operation ALU performs
  - See any patterns in ALU operation code?

4-bit

ALU operation	Function
0000	AND
0001	OR
0010	ADD
0110	SUB

← (beq bne)




# Common Design Goals

---

- It works
- It is fast
- It is small
- It is energy efficient
- ... and more

# Delay and Critical Path

- Signal takes time to propagate from input to output
  - Cannot go faster than light
  - Many other factors affect the delay




Credit: learnabout-electronics.org

- Critical path:
  - The path from input to output that has the longest delay *⇒ most hardware*


Can you identify the critical path of the 1-bit ALU?

# 1-bit ALU



# Question

- How can we modify ALU to support XOR? *XOR?*



# Question

There are 10 digital locks, each controlled by an UNLOCK signal.


Only one of them can be unlocked at any time.

Which of the following modules is preferred to generate the UNLOCK signals?

A. Decoder

B. Multiplexor

C. ALU ~~X~~



## Question

---

Any digital logic can be built with AND, OR, and NOT gates.

☒ A. True


☐ B. False



# Many ways to describe a logic function

Truth table, logic expressions, circuit diagram, and actual circuit

A bubble denotes NOT



Two diagrams for

$$\overline{A + B}$$

which can be transformed into

$$\overline{A + B} = \overline{A} \cdot \overline{B} = A \cdot \overline{B}$$

# DeMorgan's laws

- DeMorgan's laws on longer expressions
  - Invert all the terms
  - Change AND to OR (or OR to AND)

$$\overline{A \oplus B + C + \bar{D}} = \bar{A} \cdot \bar{B} \cdot \bar{C} \cdot D$$

$$\overline{A \cdot B \cdot \bar{C} \cdot \bar{D}} = \bar{A} + \bar{B} + C + D$$

Exercise: Convert the following logic expression to a form that does not have a NOT operator.

$$\overline{\bar{W} \cdot \bar{X} \cdot \bar{Y}}$$

## Question

---

- Transform the following logic expression to a sum of product.

$$A \cdot \overline{(B \cdot C)} \cdot \overline{(C + D)}$$

$$A \bar{B} \bar{C} \bar{D} + A \bar{C} \bar{D}$$

# Signal

---

- Typically, a physical signal is radio/electrical current/sound waves that carries information
- In digital circuit, we also use signal to refer to the path/wire/pin where a signal propagates
- A signal may correspond to one bit
  - The value is represented by the states of circuit elements (e.g., voltage)

A signal is **asserted**: signal is true or 1

A signal is **deasserted**: signal is false or 0

- A signal may carry multiple bits
  - For example, a bus is a collection of data lines