#### **RISC-V Instruction Encoding - 1**



Z. Jerry Shi
Department of Computer Science and Engineering
University of Connecticut

CSE3666: Introduction to Computer Architecture

#### **Outline**

- RISC-V Instruction encoding
  - Instruction format
  - Encoding of instructions like ADD, ADDI, and Load/store
  - Decoding

**Design Principle 4**: Good design demands good compromises

Keep formats as similar as possible

Reading: Section 2.5 and the beginning of Section 2.10.

References: Reference card in the book.

#### Representing instructions with bits

- We use bits to represent numbers, characters, etc.
- We also use bits to represent instructions

#### Design questions:

- How many bits should we use to encode instructions?
- Are we using the same number of bits to encode all instructions?
  - Do all instructions have the same length?

#### **RISC-V** instruction words

- RISC-V base ISA are encoded as 32-bit instruction words
  - Encoded instructions are also called machine (language) code
- Both instructions and data are stored in memory
- Program Counter (PC) points to the current instruction
  - Incremented by 4 in normal flow for sequential execution

		Memory Address	Instructions
		x + 12	Instr 13
		x + 8	Instr 12
PC -	x + 4	Instr 11	
		X	Instr 10
		x - 4	•••

C extension allows compressed instructions of 16 bits, but it is not a stand-alone ISA. Machine language uses binary representation of instructions.

Instructions in machine language are called machine code.

#### **Discussion**

What information do you want to keep in the instruction word?


```
ADD rd, rs1, rs2
ADDI rd, rs1, immd
LW rd, offset(rs1)
SW rs2, offset(rs1)
```

instruction 32 bits

#### **Instruction format**

- The layout of bits in instruction words is instruction format
  - How do we use 32-bit bits to specify operation code (opcode), registers, immediate, offset, etc? How many bits for each?
- RISC-V has six instruction formats (while MIPS has 3)
  - (R, I, S, SB, U, and UJ) Inst is machine code
- Instructions we have learned so far
  - Using registers only
  - Having an immediate as the second operand
  - Load and store
  - LUI and Branch, to be discussed next week

Binary compatibility allows compiled programs to work on different computers



imm is the 32-bit immediate processor uses for computation.


It is not the immediate written in instruction.

## **RISC-V R-type Instructions**

funct7	rs2	rs1	funct3	rd	opcode
7 bits	5 bits	5 bits	3 bits	5 bits	7 bits


- For instructions that have 3 registers as operands
- Fields in R-type
  - opcode: 7-bit operation code
  - rd: destination register number
  - rs1: first source register number
  - rs2: second source register number
  - funct3: additional function code
  - funct7: even more function code

#### R-format Example: ADD



add x1, x2, x3

add Rd, RS1, RS2




## **Opcode and funct codes**

• From the green card, which also has hexadecimal representation


,
00
00
00
00
00
00
00
00
00
00
000


The right most two bits in opcode are always 11 for 32-bit instructions

## R-type Example: ADD



add x1, x2, x3





0x 003100B3\sqrt{

1111 = F

What if we change ADD to SUB? How many bits are changed?

## **Question (from textbook)**

• What RISC-V instruction does this represent?

The table lists the bits in each field.

funct7	rs2	rs1	funct3	rd	opcode
010 0000	01001	01010	000	01011	011 0011

	Funct7				
ADD	0b	000	0000		
SUB	0b	010	0000		

## **RISC-V R-type Instructions**

funct7	rs2	rs1	funct3	rd	opcode
7 bits	5 bits	5 bits	3 bits	5 bits	7 bits

• We can use the format to encode any instructions like

• How about instructions like addi, slli?

# RISC-V I-type Instructions

imm[11:0]	rs1	funct3	rd	opcode
12 bits	5 bits	3 bits	5 bits	7 bits

imm[11:0] means bits 11, 10, 9, ..., 0

#### • Fields in I-type

opcode: operation code

rd: destination register number

- rs1: first source register number

- funct3: additional function code

– imm: lower 12 bits of the immediate, in the place of funct7 and rs2


• Since only 12 bits are kept in machine code, the immediate must be in  $[-2^{11}, +2^{11}-1]$  or [-2048, 2047]

## Example of I-type opcode and funct3 code

	type	opcode	funct3
addi	I	0010011	000
slli	I	0010011	001
slti	I	0010011	010
sltiu	I	0010011	011
xori	I	0010011	100
/srli \	I	0010011	101
/ srai	I	0010011	101
ori	I	0010011	110
andi	I	0010011	111

In slli, srli, and srai, only lower 5 bits of the immediate are used for shift amount. 5 bits are enough for 32-bit registers!

## I-type Example: ADDI



#### I-type Example: ADDI

imm[11:0]	rs1	funct3	rd	opcode
12 bits	5 bits	3 bits	5 bits	7 bits

addi x1, x2, 32

imm

0000 0010 0000	00010	000	00001	0010011
----------------	-------	-----	-------	---------

52 bit 12 bit 1 32

When executing the instruction, processor builds a 32-bit immediate imm

imm[31:12] imm[11:0]
0000 0000 0000 0000 0000 0010 0000

Higher 20 bits must be the same as the sign

#### I-Type: shift instructions(SLLI, SRLI, and SRAI)

imm[11:0]	rs1	funct3	rd	O	ocode
12 bits	5 bits	3 bits	5 bits	7	bits
slli rd, rs1,	imm		Instruct	ion	funct3
srli rd, rs1,	i mm		SLLI		001
			SRLI		101)
srai rd, rs1,	imm		SRAI		101

imm is less than 32 in these instructions

We do not need 12 bits. Higher 7 bits are not used. We still call them funct7 The format is still I-Type

funct7	imm[4:0]	rs1	funct3	rd	0010011
7 bits	5 bits	5 bits	3 bits	5 bits	7 bits

## I-type Example: SRLI vs SRAI

funct7	imm[4:0]	rs1	funct3	rd	opcode				
7 bits	5 bits	5 bits	3 bits	5 bits	7 bits				
srli x1	, x2, 16								
0000000	10000	00010	101	00001	0010011				
Same opcode and funct3 Bit 30 is different!									
0100000	0100000 10000 00010 1		101	00001	0010011				
srli	I 0	010011	101	0000000	← funct7				
srai	I 00	010011	101	0100000					

#### What format would you use for load instructions?

Load instructions



- A. R-format
- B I-format

→ R:	funct7	rs2	rs1	funct3	rd	opcode
<i>→</i> I:	imm [11:0] /		rsl	funct3	rd	opcode
·	offset	-				

## Loads are I-type

		-			
	imm[11:0]	rs1	funct3	rd	opcode
	12 bits		3 bits	5 bits	7 bits
Iw L	x1, 32(x2) I Rd, imm (RG1)	X2		×1	
	0000 0010 0000	00010	010	00001	000 0011
,	type	opcode	· fı	unct3	
lb	I	000001	.1	000	
lh	I	000001	.1	001	Do you see the
$\rightarrow$ $1$ W	I	000001	1	010	pattern in funct
ld	I	0000011		011	
lbu	I	0000011		100	
lhu	I	0000011		101	
lwu	I	000001	.1	710	

#### How about store instructions?

• Store instructions have rs2, but not rd

xx xs rs2,offset(rs1)

R:	funct7	rs2	rs1	funct3	j, d	opcode
I:	imm [11:0]		rs1	funct3		opcode

#### **RISC-V S-type Instructions**

imm[11:5]	rs2	rs1	funct3	imm[4:0]	opcode
7 bits	5 bits	5 bits	3 bits	5 bits	7 bits


```
sw rs2,offset(rs1) # imm is offset
```

- Fields in S-type
  - opcode: operation code
  - rs1: first source register number
  - rs2: second source register number
  - imm[11:5] and imm[4:0]:

The lower 12 bits of the immediate are stored into two fields

Bits 11 to 5, are in funct7 and bits 4 to 0, are in rd

## **Stores are S-type**



## Summary of R-, I-, and S-type instructions

Instruction	Format	funct7	rs2	rs1	funct3	rd	opcode
add (add)	R	0000000	reg	reg	000	reg	0110011
sub (sub)	R	0100000	reg	reg	000	reg	0110011
Instruction	Format	immed	liate	rs1	funct3	rd	opcode
addi (add immediate)	ı	const	ant	reg	000	reg	0010011
lw (load word)	1	addre	SS	reg	010	reg	0000011
Instruction	Format	immed -iate	rs2	rs1	funct3	immed -iate	opcode
sw (store word)	S	address	reg	reg	(610)	address	0100011

Fields, other than immediate fields, are located at the same location, for all types Placement of bits in the immediate is more complicated

#### **RISC-V Core Instruction Format**

- Now we know three types: R, I, and S
  - We will discuss other formats later

	31 25	24 20	19 15	14 12	11 7	6 0
R	funct7	rs2	rs1	funct3	rd	opcode
I	imm[11:0]		rs1	funct3	rd	opcode
S	imm[11:5]	rs2	rs1	funct3	imm[4:0]	opcode
SB	imm[12 10:5]	rs2	rs1	funct3	imm[4:1 11]	opcode
U	im	rd	opcode			
UJ	imm[20 10:1 11 19:12]				rd	opcode

We may use funct7, rs2, and rd to refer to a group of bits, although some formats do not have these fields. For example rs2 always bits 20 to 24, even if I-type instructions do not have rs2 field.

Pseudoinstructions are converted to real instructions first, and then to machine code.

# Study the remaining slides yourself

## **Examples of R-, I-, and S-type instructions**

R-type Instructions	funct7	rs2	rs1	funct3	rd	opcode	Example
add (add)	0000000	00011	00010	000	00001	0110011	add x1, x2, x3
sub (sub)	0100000	00011	00010	000	00001	0110011	sub x1, x2, x3
I-type Instructions	imme	diate	rs1	funct3	rd	opcode	Example
addi (add immediate)	001111	001111101000		000	00001	0010011	addi x1, x2, 1000
lw (load word)	ord) 001111101000		00010	010	00001	0000011	lwx1, 1000 (x2)
S-type Instructions	immed -iate	rs2	rs1	funct3	immed -iate	opcode	Example
sw (store word)	0011111	00001	00010	010	01000	0100011	swx1, 1000(x2)

#### **Exercise**

Pick an instruction and encode it

• Study the machine code generated by RARS

#### **Example**

lbu

lhu

lwu

Hex: 00030503 Bin: 0000 0000 0000 0011 0000 0101 0000 0011 Fields: 0000 0000 0000 0011 0000 0101 0000 0011 lb 0000011 000 lh 0000011 001 lw 0000011 010 ld 0000011 011

0000011

0000011

0000011

100

101

110

#### **Questions**

• RISC-V has three fields for specifying operations: opcode, funct3, and funct7. Why don't they combine them and have a single opcode field of 17 bits?

• If someone decides to increase the number of registers to 64, how does it affect the encoding of instructions?