
#### The Processor: Basic Pipeline



Department of Computer Science and Engineering
University of Connecticut
Jerry Shi

CSE3666: Introduction to Computer Architecture

#### **Outline**



- Concept of pipeline
- Implementation of a 5-stage pipeline
- Pipeline Hazards

Reading: Sections 4.6 and 4.7.

Skip discussions on hazards in Section 4.6, for now.

## Review Clock Cycle Time of Single-Cycle Processor

- Assume time for stages is
  - 100ps for register read or write
    - Main control and register read can be done at the same time
  - 200ps for other stages

Instr	Instr fetch	Register read	ALU op	Memory access	Register write	Total time
lw	200ps	100ps	200ps	200ps	100ps	800ps
SW	200ps	100ps	200ps	200ps		700ps
R-format	200ps	100ps	200ps		100ps	600ps
beq	200ps	100ps	200ps			500ps

## Performance Issues with Single-Cycle Implementation

- The cycle time is the same for all instructions
  - Not feasible to vary period for different instructions
- Longest delay determines clock period
  - Critical path: the load (LW) instruction

Instruction memory  $\rightarrow$  Register file  $\rightarrow$  ALU  $\rightarrow$  Data memory  $\rightarrow$  Register file

- Violates design principle
  - Making the common case fast
- How can we improve the performance?

#### Five steps in RISC-V instruction execution

Observations in the single-cycle RISC-V execution.

#### The execution of an instruction has five important steps:

- 1. Fetch instruction from memory (IF)
- 2. Read register file and decode instructions (ID)
- 3. Use ALU to compare numbers or to compute results/addresses (EX)
- 4. Access data memory (MEM)
- 5. Write the result into register (WB)

## **Another Important Observation**

- An instruction does not need to do all stages at the same time.
  - A hardware module is idle in most part of a cycle.


Instruction memory  $\rightarrow$  Register file  $\rightarrow$  ALU  $\rightarrow$  Data memory  $\rightarrow$  Register file

For example, an instruction only uses I-Mem at beginning of a cycle. When it uses ALU, I\_Mem is idle.

We can try pipelining!


#### • 4-step laundry:

- Place one dirty load of clothes in the washer.
- When the washer is finished, place the wet load in the dryer.
- When the dryer is finished, place the dry load on a table and fold.
- When folding is finished, ask your roommate to put the clothes away.




1 task: 4 steps (2 hours)


- Laundry: multiple tasks
  - washer
  - dryer
  - fold
  - put away



- Laundry: Multiple loads
  - washer
  - dryer
  - fold
  - put away



- Laundry: Multiple tasks
  - washer
  - dryer
  - fold
  - put away





Execution time of Non-stop n tasks:

Zo min


4 tasks (6pm – 2am)

Question: how many "hardware" do we have?







• Pipelined laundry: overlapping execution





( <del>X</del>


Question: how many "hardware" do we have?


















- Pipelined laundry: overlapping execution
  - Parallelism improves performance
  - Do you see the parallelism in the figures?








#### **RISC-V Pipeline**


Create a pipeline of five stages, one step per stage.


- 1. IF: Instruction fetch from memory
- 2. ID: Instruction decode & register read
- 3. EX: Execute operation or calculate address
- 4. MEM: Access memory operand
- 5. WB: Write result back to register













































#### **Pipeline Performance**



# Ideal Pipeline Speedup

Ideally, 1

$$\label{eq:Time Between Instr_pipelined} Time \ Between \ Instr_{nonpipelined} = \frac{\ \overline{\text{Time Between Instr_{nonpipelined}}}{\ \overline{\text{Number Of Stages}}_{j}}$$


$$Speedup = \frac{Time\ Between\ Instr_{nonpipelined}}{Time\ Between\ Instr_{pipelined}} = \ Number\ of\ Stages$$

Actual speedup is less than the ideal speedup, why?

## Pipeline Speedup


- Actual speedup is less than the ideal speedup
  - Pipeline stages are not balanced ( bubble )
  - Overhead in pipeline ★
  - Clock skew
  - Hazard
- Speedup due to increased throughput
  - Latency (time for executing each instruction) does not decrease, but increases

## RISC-V Datapath Divided in Five Stages



#### **Pipelined Datapath**

- Add pipeline registers between pipeline stages to isolate them
  - Data stored in registers are stable for the cycle
  - Information needed in later stages are saved in pipeline registers



#### Two rules

- In general, we follow the following two rules
  - Do not use the signal generated in the same stage
    - To reduce the cycle time
    - Results are saved in pipeline registers and passed to later stage
  - Use a signal as early as possible
    - We do not need pass it to later stages


## **Control Signals in Pipeline**

- Control signals derived from instruction, as in single-cycle implementation
- All control signals are generated in ID and passed to later stages through the pipeline (also called state) registers
  - 2 used in EX, 3 used in Mem, and 2 in WB


	EX Stage		N	MEM Stage	WB Stage		
	ALUOp	ALUSrc	Branch	Mem Read	Mem Write	Reg Write	Mem toReg
R	10	0	0	0	0	1	0
LW	00	1	0	1	0	1	1
SW	00	1	0	0	1	0	Х
BEQ	01	0	1	0	0	0	Х

## **Control Signals in Pipeline Registers**

• Control signals are generated in ID and passed to later stages



## **RISC-V Pipeline**



## information saved into pipeline registers

Any info needed in a later stage must be passed to that stage via pipeline registers Study the diagram and check if any signal is missing

- IF/ID
  - PC, Instruction
- ID/EX
  - PC
  - Read data 1, Read data 2, immd, funct3, and rd
  - Control signals
- EX/MEM


Read data 2, rd, MemRead, MemWrite, Branch, RegWrite, and MemtoReg

- (ALU result and Zero, Branch target address, Write register
- MEM/WB
  - ALU result, rd, RegWrite, and MemtoReg
  - Mem read data

#### **Pipeline Diagrams**

- Can help with answering questions like:
  - How many cycles does it take to execute this code?
  - What is the ALU doing during cycle 4?
  - Is there a hazard, why does it occur, and how can it be fixed?
- Two types of diagrams
  - "Single-clock-cycle" pipeline diagram
    - Shows pipeline usage in a single cycle
    - Highlight resources used
  - "Multi-clock-cycle" pipeline diagram
    - Showing how instructions are executed over time


What we mainly use





## Single-Cycle Pipeline Diagram


- State of pipeline in a given cycle
  - Instructions flow from left to right
  - Each pipeline stage has all the signals for the instruction in that stage






















































- Showing resource usage in multiple cycles
  - For each instruction, knows when a block is used



#### **Examples of Pipeline Diagram**

- Use IF, ID, EX, MEM, WB to indicate pipe stages
  - Sometimes use EXE for EX and ME for MEM

					5 instructions are being executed					
		<u>(</u> (1	2	3	4	5	6	7	8	9
lw	x10,40(x1)	IF	ID	EX	MEM	WB				
sub	x11,x2,x3		IF	ID	EX	MEM	WB			
add	x12,x3,x4			IF	ID	EX	MEM	WB		
lw	x13,48(x1)				IF	ID	EX	MEM	WB	
add	x14,x5,x6					IF	ID	EX	MEM	WB

One of the online chapters shows more detailed pipeline diagrams. <u>Ch04\_e2.pdf (elsevier.com)</u>


## Graubles from Pipelining

- Pipeline Hazards
  - Structural hazards: attempt to use the same resource by two different instructions at the same time
  - Data hazards: attempt to use data before it is ready
    - An instruction's source operand(s) are produced by a prior instruction still in the pipeline
  - Control hazards: attempt to make a decision about program control flow before the condition has been evaluated and the new PC target address calculated
    - branch and jump instructions, exceptions

Pipeline control must detect and take action to resolve hazards

## Potential hazards in pipelined laundry example

- What if you have a washer and dryer combo?
- What if you are the only person doing the laundry?






## **Dealing with Hazards**


performance/

- We can usually resolve hazards by waiting
- We will find better ways to deal with hazards
- Dealing with structural hazards
  - Add more resources
  - Or share resources

#### A Single Memory Would Be a Structural Hazard



## **How About Register File Access?**



## Structural hazards in 5-stage pipeline

- Dealing with structural hazards
  - Add more resources
  - Or Share resources
- Memory
  - Add more resources: instruction memory and data memory
- Register
  - Share resources: write in the first half of a cycle and read in the second

#### Pipelining and ISA Design

- RISC-V ISA designed for pipelining
  - All instructions are 32-bits
    - Easier to fetch and decode in one cycle
    - c.f. x86: 1- to 17+ bytes instructions
  - Few and regular instruction formats
    - Can decode and read registers at the same time
  - Load/store addressing
    - Can calculate address in 3rd stage, access memory in 4th stage

#### Question

• In which stage are the control signals generated?

- A. IF
- B. ID
- C. EX
- D. MEM
- E. It depends on instruction types

## Question

• In which stage is RegWrite used?

- A. IF
- B. ID
- C. EX
- D. MEM

E. WB

## Timing of writing to register file

