Course on: "Advanced Computer Architectures"

Register Renaming



Prof. Cristina Silvano Politecnico di Milano cristina.silvano@polimi.it

Loop Unrolling and Register Renaming

Loop Unrolling and Register Renaming

- To avoid WAR and WAW hazards:
- Tomasulo provides Implicit Register Renaming
 - Register Renaming provided by Reservation Stations
- Now we introduce:
 - Compiler transformation called Loop Unrolling combined with Register Renaming by using more registers specified in the ISA

Loop:	LD	F0	0	R1
	MULTD	F4	F0	F2
	SD	F4	0	R1
	SUBI	R1	R1	#8
	BNEZ	R1	Loo	p

5 instructions per iteration

- Let's consider a simple loop example
- Assume branch predicted as taken
- Are there any dependency?

LD	FO	0	R1					
MULTD	F4	FΟ	F2	#	RAW	F ₀		
SD	F4	0	R1	#	RAW	F4		
SUBI	R1	R1	#8					
BNEZ	R1	Loop		#	RAW	R1;	WAR	R1
					Pre	d. ta	aken	

Let's consider the first two iterations:

LD	F0	0	R1			
MULTD	F4	FO	F2	#	RAW	FO
SD	F4	0	R1	#	RAW	F4
SUBI	R1	R1	#8			
BNEZ	R1	Loop		#	RAW	R1; WAR F1;
					Pred	l. taken
LD	F0	0	R1	#	WAW	F0
LD MULTD	F0 F4	0 F0	R1 F2	#	WAW RAW	FO WAW F4
MULTD	F4	F0	F2	#	RAW	FO WAW F4
MULTD	F4 F4	F0 0	F2 R1	#	RAW RAW	FO WAW F4

Loop:	LD	FO	0	R1
	MULTD	F4	F0	F2
	SD	F4	0	R1
	SUBI	R1	R1	#8
	BNEZ	R1	Loo	p

5 instructions per iteration

- Assume branch predicted as taken
- We unroll the loop 4 times by using Register Renaming for F0 and F4 to avoid the WAW hazards among the iterations.

Unrolled Loop (unrolling factor 4) + Reg. Renaming

```
1 Loop:LD
             F0,0(R1)
2
      MULTD F4, F0, F2
       SD F4, 0(R1)
3
      LD F6, -8(R1)
4
5
      MULTD F8, F6, F2
6
       SD
             F8, -8(R1)
             F10,-16(R1)
       LD
8
       MULTD F12, F10, F2
9
       SD
             F12,-16(R1)
10
      LD F14,-24(R1)
11
      MULTD F16, F14, F2
12
      SD
             F16, -24(R1)
13
       SUBI
             R1,R1,#32
14
             R1,L00P
      BNEZ
```


More instructions (14) per 4 iterations => 3.5 instr. per iteration Used more FP registers in the unrolled loop code!

Unrolled Loop (unrolling factor 4) + Reg. Renaming + Code Rescheduling to minimize RAW stalls

```
1 Loop:LD
             F0,0(R1)
2
             F6, -8(R1)
      LD
3
             F10,-16(R1)
      LD
4
      LD
             F14,-24(R1)
5
      MULTD F4, F0, F2
6
      MULTD F8, F6, F2
      MULTD F12, F10, F2
8
      MULTD F16, F14, F2
9
      SD
             F4, 0(R1)
10
      SD F8, -8(R1)
11
      F12, -16(R1)
12
      SUBI R1,R1,#32
13
      BNEZ R1,LOOP
      SD F16, 8(R1) # branch delay slot (8-32 = -24)
14
```

Tomasulo and Implicit Register Renaming

Recap on Tomasulo Architecture



How can Tomasulo overlap iterations of loops?

- Implicit register renaming provided by Reservation Stations to buffer operands of instructions:
 - Replace register names from original code with dynamic "pointers" to Reservation Stations
 to eliminate WAR and WAW hazards.
- Multiple loop iterations use different Reservation Stations for registers => dynamic loop unrolling without changing the original code.
- Effectively increased the size of Register File by using Reservation Stations.
- Crucial: We need multiple FP units to issue multiple iterations by using branch prediction!
 - We enable instruction issue to advance past branch control flow operations.

Loop:	LD	FO	0	R1
	MULTD	F4	F0	F2
	SD	F4	0	R1
	SUBI	R1	R1	#8
	BNEZ	R1	Loo	p


5 instructions per iteration

- Assume first load takes 8 clocks (due to a cache miss), second load takes 1 clock (hit)
- Assume FP multiply takes 4 clocks latency
- Assume branch predicted as taken
- > To be clear, we will show only clocks for SUBI, BNEZ

Let's consider the first two iterations:


LD	FO	0	R1			
MULTD	F4	FO	F2	#	RAW	FO
SD	F4	0	R1	#	RAW	F4
SUBI	R1	R1	#8			
BNEZ	R1	Loop		#	RAW	R1; WAR F1;
					Pred	l. taken
LD	F0	0	R1	#	WAW	FO
LD MULTD	F0 F4	0 F0	R1 F2	#	WAW RAW	FO WAW F4
					RAW	
MULTD	F4	F0	F2	#	RAW	FO WAW F4
MULTD	F4 F4	F0 0	F2 R1	#	RAW RAW	FO WAW F4

Loop Example




Instructi	on statu	s:				Exec	Write	Loc	ad & Sto	ore Buffe	rs:
ITER	Instructi	ion	j	k	Issue	Comp	Result		Busy	Addr	Fu
1	LD	F0	0	R1	1			Load1	Yes	80	
1	MULTD	F4	$\mathbf{F0}$	F2				Load2	No		
1	SD	F4	0	R1				Load3	No		
2	LD	F ₀	0	R 1				Store1	No		
2	MULTD	F4	F0	F2				Store2	No		
2	SD	F4	0	R1				Store3	No		
Reservat	ion Stat	ions:			S1	<i>S2</i>	RS				
Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	R1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R1
	Mult1	No						SUBI	R1	R1	#8
	Mult2	No						BNEZ	R 1	Loop	
Register	result si	atus									
Clock	R1	_	F0	<i>F2</i>	<i>F4</i>	<i>F6</i>	F8	F10	F12	•••	F30
1	80	Fu	Load1								

What does this mean physically?




Instructi	on status	s:				Exec	Write	Lo	oad & S	tore Buff	ers:
ITER	Instructi	on	\dot{J}	k	Issue	Comp	Result		Busy	Addr	Fu
1	LD	F0	0	R1	1			Load1	Yes	80	
1	MULTD	F4	$\mathbf{F0}$	F2	2			Load2	No		
1	SD	F4	0	R1				Load3	No		
2	LD	F0	0	R1				Store1	No		
2	MULTD	F4	F0	F2				Store2	No		
2	SD	F4	0	R1				Store3	No		
Reservat	ion Stati	ions:			S1	<i>S2</i>	RS				
Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	R1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R1
	Mult1	Yes	Multd		R(F2)	Load1		SUBI	R1	R1	#8
	Mult2	No						BNEZ	R1	Loop	
Register	result st	atus									
Clock	R1		F0	<i>F2</i>	<i>F4</i>	<i>F6</i>	F8	F10	F12	• • •	F30
2	80	Fu	Load1		Mult1						

Instructi	on statu	s:				Exec	Write	Lo	ad & Si	tore Buff	ers:
ITER	Instructi	ion	\dot{J}	k	Issue	Comp	Result		Busy	Addr	Fu
1	LD	F0	0	R1	1			Load1	Yes	80	
1	MULTD	F4	F0	F2	2			Load2	No		
1	SD	F4	0	R1	3			Load3	No		
2	LD	F0	0	R1				Store1	Yes	80	Mult1
2	MULTD	F4	F0	F2				Store2	No		
2	SD	F4	0	R1				Store3	No		
Reservat	tion Stat	ions:			S1	<i>S2</i>	RS				
Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	R 1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R 1
	Mult1	Yes	Multd		R(F2)	Load1		SUBI	R1	R1	#8
	Mult2	No						BNEZ	R1	Loop	
Register	result st	tatus									
Clock	R1		<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	F8	F10	F12	•••	F30
3	80	Fu	Load1		Mult1						



Implicit renaming sets up "DataFlow" graph

What does this mean physically?



Instructi	on status	s:				Exec	Write		ad & S	tore Buff	ers:
ITER	Instructi	on	j	k	Issue	Comp	Result			Addr	Fu
1	LD	F0	0	R1	1			Load1	Yes	80	
1	MULTD	F4	$\mathbf{F0}$	F2	2			Load2	No		
1	SD	F4	0	R1	3			Load3	No		
2	LD	F0	0	R1				Store1	Yes	80	Mult1
2	MULTD	F4	F0	F2				Store2	No		
2	SD	F4	0	R1				Store3	No		
Reservat	tion Stati	ions:			S1	<i>S2</i>	RS				
Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	R 1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R 1
	Mult1	Yes	Multd		R (F 2)	Load1		SUBI	R1	R1	#8
	Mult2	No						BNEZ	R1	Loop	
Register	result st	atus									
Clock	R1		<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	F8	F10	F12	• • •	F30
4	80	Fu	Load1		Mult1						

Instructio	on statu.	s:				Exec	Write	Loc	ad & Sto	ore Buffe	ers:
ITER	Instructi	on	\dot{J}	k	Issue	Comp	Result		Busy	Addr	Fu
1	LD	F0	0	R1	1			Load1	Yes	80	
1	MULTD	F4	$\mathbf{F0}$	F2	2			Load2	No		
1	SD	F4	0	R1	3			Load3	No		
2	LD	F0	0	R1				Store 1	Yes	80	Mult1
2	MULTD	F4	F0	F2				Store2	No		
2	SD	F4	0	R1				Store3	No		
Reservat	ion Stat	ions:			S1	<i>S2</i>	RS				
Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	R1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R1
	Mult1	Yes	Multd		R (F 2)	Load1		SUBI	R1	R1	#8
	Mult2	No						BNEZ	R1	Loop	
Register	result st	atus									
Clock	R1		F0	<i>F2</i>	<i>F4</i>	<i>F6</i>	F8	F10	F12	•••	F30
5	72	Fu	Load1		Mult1						

Dispatching BNEZ instruction

Instructi	on status	s:				Exec	Write	Lc	ad & S	tore Buff	ers:
ITER	Instructi	on	j	k	Issue	Comp	Result		Busy	Addr	Fu
1	LD	F0	0	R1	1			Load1	Yes	80	
1	MULTD	F4	$\mathbf{F0}$	F2	2			Load2	Yes	72	
1	SD	F4	0	R1	3			Load3	No		
2	LD	F0	0	R1	6			Store1	Yes	80	Mult1
2	MULTD	F4	F0	F2				Store2	No		
2	SD	F4	0	R1				Store3	No		
Reservat	ion Stati	ions:			S1	<i>S2</i>	RS				
Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	R 1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R1
	Mult1	Yes	Multd		R(F2)	Load1		SUBI	R1	R1	#8
	Mult2	No						BNEZ	R1	Loop	
Register	result st	atus									
Clock	R1		<i>F0</i>	<i>F2</i>	F4	<i>F6</i>	F8	F10	F12	•••	F30
6	72	Fu	Load2		Mult1						

Notice: F0 does not see Load1 from location 80 (WAW on F0 solved!)


Instructi	on status	s:				Exec	Write		ad & Si	tore Buff	ers:
ITER	Instructi	on	\dot{j}	k	Issue	Compl	Result			Addr	Fu
1	LD	F0	0	R1	1			Load1	Yes	80	
1	MULTD	F4	$\mathbf{F0}$	F2	2			Load2	Yes	72	
1	SD	F4	0	R1	3			Load3	No		
2	LD	F0	0	R1	6			Store 1	Yes	80	Mult1
2	MULTD	F4	F0	F2	7			Store2	No		
2	SD	F4	0	R1				Store3	No		
Reservat	ion Stati	ions:			S1	<i>S2</i>	RS				
Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	R1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R1
	Mult1	Yes	Multd		R(F2)	Load1		SUBI	R1	R1	#8
	Mult2	Yes	Multd		R(F2)	Load2		BNEZ	R1	Loop	
Register	result st	atus									
Clock	R1		F0	<i>F2</i>	<i>F4</i>	<i>F6</i>	F8	F10	<i>F12</i>	•••	F30
7	72	Fu	Load2		Mult2						

Register File completely detached from iteration 1 (WAW on F0 and WAW on F4 solved!)

Instructi	on status	s:				Exec	Write		ad & S	tore Buff	ers:
ITER	Instructi	on	j	k	Issue	Comp	Result		Busy	Addr	Fu
1	LD	F0	0	R1	1			Load1	Yes	80	
1	MULTD	F4	$\mathbf{F0}$	F2	2			Load2	Yes	72	
1	SD	F4	0	R1	3			Load3	No		
2	LD	F0	0	R1	6			Store1	Yes	80	Mult1
2	MULTD	F4	F0	F2	7			Store2	Yes	72	Mult2
2	SD	F4	0	R1	8			Store3	No		
Reservat	ion Stati	ions:			S1	<i>S2</i>	RS				
Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	R1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R1
	Mult1	Yes	Multd		R(F2)	Load1		SUBI	R1	R1	#8
	Mult2	Yes	Multd		R(F2)	Load2		BNEZ	R1	Loop	
Register	result st	atus									
Clock	R1		<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	F8	F10	F12	•••	F30
8	72	Fu	Load2		Mult2						

First and second iteration completely overlapped because WAW on F0 and WAW on F4 have been solved!

What does this mean physically?



Instruction	on status	s:				Exec	Write	Lo	ad & S	tore Buff	fers:
ITER	Instructi	on	j	k	Issue	Comp	Result		Busy	Addr	Fu
1	LD	F0	0	R1	1	9		Load1	Yes	80	
1	MULTD	F4	$\mathbf{F0}$	F2	2			Load2	Yes	72	
1	SD	F4	0	R1	3			Load3	No		
2	LD	F0	0	R1	6			Store1	Yes	80	Mult1
2	MULTD	F4	F0	F2	7			Store2	Yes	72	Mult2
2	SD	F4	0	R1	8			Store3	No		
Reservat	Reservation Stations				S1	<i>S2</i>	RS				
Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	R 1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R1
	Mult1	Yes	Multd		R(F2)	Load1		SUBI	R1	R1	#8
	Mult2	Yes	Multd		R(F2)	Load2		BNEZ	R1	Loop	
Register	result st	atus									
Clock	R1		<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	F8	F10	F12	•••	F30
9	72	Fu	Load2		Mult2						

Load1 completing (after 8 cycles due to cache miss): who is waiting? Dispatching 2nd SUBI; Load2 started execution in the Memory Unit.

Instructi	on status	s:				Exec	Write				
ITER	Instructi	on	j	k	Issue	Comp	oResult		Busy	Addr	Fu
1	LD	F0	0	R 1	1	9	10	Load1	No		
1	MULTD	F4	$\mathbf{F0}$	F2	2			Load2	Yes	72	
1	SD	F4	0	R 1	3			Load3	No		
2	LD	F0	0	R1	6	10		Store1	Yes	80	Mult1
2	MULTD	F4	F0	F2	7			Store2	Yes	72	Mult2
2	SD	F4	0	R 1	8			Store3	No		
Reservat	tion Stati	ions:			S1	<i>S2</i>	RS				
Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	R 1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R1
4	Mult1	Yes	Mult	M[80	R (F2)			SUBI	R1	R1	#8
	Mult2	Yes	Multd		R(F2)	Load	2	BNEZ	R1	Loop	
Register	result st	atus									
Clock	R1		<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	F8	F10	F12	•••	F30
10	64	Fu	Load2		Mult2						

Load 1 writing result M[80] in CDB for Mult1 to start execution Load2 completed (in 1 cycle due to cache hit): who is waiting? Dispatching 2nd BNEZ

Instructi	on statu	s:				Ехес	Write		oad & S	tore Buff	ers:
ITER	Instructi	on	j	k	Issue	Com	oResult			Addr	Fu
1	LD	F0	0	R1	1	9	10	Load1	No		
1	MULTD	F4	F0	F2	2			Load2	No		
1	SD	F4	0	R1	3			Load3	Yes	64	
2	LD	F0	0	R 1	6	10		Store1	Yes	80	Mult1
2	MULTD	F4	F0	F2	7			Store2	Yes	72	Mult2
2	SD	F4	0	R1	8			Store3	No		
Reservat	tion Stat	ions:			S1	<i>S2</i>	RS				
Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	R1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R1
3	Mult1	Yes	Multd	M[80]	R(F2)			SUBI	R1	R1	#8
4	Mult2	Yes	Mult	M 72	R(F2)			BNEZ	R1	Loop	
Register	result st	atus									
Clock	R1		F0	<i>F2</i>	F4	<i>F6</i>	F8	F10	<i>F12</i>	•••	F30
11	64	Fu (Load3		Mult2						

Load 2 writing result M[72] in CDB for Mult2 to start execution (We assume to have 2 Multiply FP units)

Next load at third iteration is issued at C11 in Load3

Instructi	on status	s:				Ехес	Write	Loc	id & Sto	ore Buffe	ers:
ITER	Instructi	on	j	k	Issue	Comp	Result			Addr	Fu
1	LD	F0	0	R1	1	9	10	Load1	No		
1	MULTD	F4	F0	F2	2			Load2	No		
1	SD	F4	0	R1	3			Load3	Yes	64	
2	LD	F0	0	R1	6	10	11	Store1	Yes	80	Mult1
2	MULTD	F4	F0	F2	7			Store2	Yes	72	Mult2
2	SD	F4	0	R1	8			Store3	No		
Reservat	tion Stati	ions:			S1	<i>S2</i>	RS				
Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	R1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R1
2	Mult1	Yes	Multd	M[80]	R(F2)			SUBI	R1	R1	#8
3	Mult2	Yes	Multd	M[72]	R(F2)			BNEZ	R1	Loop	
Register	result st	atus									
Clock	R1		<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	F8	F10	F12	• • •	F30
12	64	Fu	Load3		Mult2						

Why not issue third multiply?

ITER	Instruction	on	j	k	Issue	Comp	Result		Busy	Addr	Fu
1	LD	$\mathbf{F0}$	0	R1	1	9	10	Load1	No		
1	MULTD	F4	$\mathbf{F0}$	F2	2			Load2	No		
1	SD	F4	0	R1	3			Load3	No		
2	LD	F0	0	R1	6	10	11	Store1	Yes	80	Mult1
2	MULTD	F4	F0	F2	7			Store2	Yes	72	Mult2
2	SD	F4	0	R1	8			Store3	No		
Reservat	ion Statio	ons:			S1	<i>S2</i>	RS				
Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	R1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R 1
1	Mult1	Yes	Multd	M[80]	R(F2)			SUBI	R1	R1	#8
2	Mult2	Yes	Multd	M [72]	R(F2)			BNEZ	R1	Loop	
Register	result sta	atus									
Clock	R1		F0	<i>F2</i>	<i>F4</i>	<i>F6</i>	F8	F10	F12	•••	F30
13	64	Fu	M [64]		Mult2						

ITER	Instruction	on	j	k	Issue	Comp	Result		Busy	Addr	Fu
1	LD	$\mathbf{F0}$	0	R1	1	9	10	Load1	No		
1	MULTD	F4	$\mathbf{F0}$	F2	2	14		Load2	No		
1	SD	F4	0	R1	3			Load3	No		
2	LD	F0	0	R 1	6	10	11	Store1	Yes	80	Mult1
2	MULTD	F4	F0	F2	7			Store2	Yes	72	Mult2
2	SD	F4	0	R1	8			Store3	No		
Reservat	ion Statio	ons:			S1	<i>S2</i>	RS				
Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	R1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R1
0	Mult1	Yes	Multd	M[80]	R (F 2)			SUBI	R1	R1	#8
1	Mult2	Yes	Multd	M [72]	R(F2)			BNEZ	R1	Loop	
Register	result sta	atus									
Clock	R1		F0	<i>F2</i>	<i>F4</i>	<i>F6</i>	F8	F10	F12	•••	F30
14	64	Fu	M[64]		Mult2						

Mult1 completing (started at C10 with latency 4). Who is waiting?

ITER	Instruction	on	j	k	Issue	Comp	Result		Busy	Addr	Fu
1	LD	$\mathbf{F0}$	0	R1	1	9	10	Load1	No		
1	MULTD	F4	$\mathbf{F0}$	F2	2	14	15	Load2	No		
1	SD	F4	0	R1	3			Load3	No		
2	LD	F0	0	R 1	6	10	11	Store1	Yes	80	M [80]*F2
2	MULTD	F4	F0	F2	7	15		Store2	Yes	72	Mult2
2	SD	F4	0	R1	8			Store3	No		
Reservat	ion Statio	ons:			S1	<i>S2</i>	RS				
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	R1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R1
4	Mult1	Yes	Multd	M [64]	R(F2)			SUBI	R1	R1	#8
0	Mult2	Yes	Multd	M [72]	R(F2)			BNEZ	R1	Loop	
Register	result sta	atus									
Clock	R1		F0	<i>F2</i>	<i>F4</i>	<i>F6</i>	F8	F10	F12	•••	F30
15	64	Fu	M[64]	ı	Mult1						

Mult1 writing result (M[80]*F2) in CDB for Store Buffer 1 Mult2 completing (started at C11 with latency 4). Who is waiting? Third Multiply issued in Mult1

Instruction	on status	:				Exec	Write	Lo	ad & Si	ore Buffe	ers:
ITER	Instruction	on	j	k	Issue	Comp	Result		Busy	Addr	Fu
1	LD	$\mathbf{F0}$	0	R1	1	9	10	Load1	No		
1	MULTD	F4	$\mathbf{F0}$	F2	2	14	15	Load2	No		
1	SD	F4	0	R1	3	16		Load3	No		
2	LD	F0	0	R1	6	10	11	Store1	Yes	80	M[80]*F2
2	MULTD	F4	F0	F2	7	15	16	Store2	Yes	72	M[72]*F2
2	SD	F4	0	R1	8			Store3	Yes	64	Mult1
Reservat	ion Static	ons:			S1	<i>S2</i>	RS				
Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	R1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R1
3	Mult1	Yes	Multd	M [64]	R(F2)			SUBI	R1	R1	#8
	Mult2	No						BNEZ	R1	Loop	
Register	result sta	atus									
Clock	R1		<i>F0</i>	<i>F2</i>	F4	<i>F6</i>	F8	F10	<i>F12</i>	•••	F30
16	64	Fu	M[64]		Mult1						

ITER	Instruction	on	j	k	Issue	Сотр	Result		Busy	Addr	Fu
1	LD	$\mathbf{F0}$	0	R1	1	9	10	Load1	No		
1	MULTD	F4	F0	F2	2	14	15	Load2	No		
1	SD	F4	0	R1	3	16	17	Load3	No		
2	LD	F0	0	R1	6	10	11	Store1	No		
2	MULTD	F4	F0	F2	7	15	16	Store2	Yes	72	M[72]*F2
2	SD	F4	0	R1	8	17		Store3	Yes	64	Mult1
Reservat	ion Statio	ons:			S1	<i>S2</i>	RS				
Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	R1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R1
2	Mult1	Yes	Multd	M [64]	R(F2)			SUBI	R1	R1	#8
	Mult2	No						BNEZ	R1	Loop	
Register	result sta	atus									
Clock	R1		<u>F0</u>	<i>F2</i>	<i>F4</i>	<i>F6</i>	F8	F10	<i>F12</i>	•••	F30
17	64	Fu	M[64]		Mult1						

ITER	Instruction	on	\dot{J}	k	Issue	Сотр	Result		Busy	Addr	Fu
1	LD	$\mathbf{F0}$	0	R1	1	9	10	Load1	No		
1	MULTD	F4	F0	F2	2	14	15	Load2	No		
1	SD	F4	0	R1	3	16	17	Load3	No		
2	LD	F ₀	0	R1	6	10	11	Store1	No		
2	MULTD	F4	F0	F2	7	15	16	Store2	No		
2	SD	F4	0	R1	8	17	18	Store3	Yes	64	Mult1
Reservat	ion Statio	ons:			S1	<i>S2</i>	RS				
Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	R1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R1
1	Mult1	Yes	Multd	M [64]	R(F2)			SUBI	R1	R 1	#8
	Mult2	No						BNEZ	R1	Loop	
Register	result sto	atus									
Clock	R1		F0	<i>F2</i>	<i>F4</i>	<i>F6</i>	F8	F10	F12	•••	F30
18	64	Fu	M[64]		Mult1						