

## EXERCISES on CACHES - V2024

### Exercise 1

Let us consider a memory hierarchy (main memory + cache) given by:

- Memory size 1 Giga words of 16 bit (word addressed);
- Cache size 1 Mega words of 16 bit (word addressed);
- Cache block size 256 words of 16 bit.

1. Calculate the number of cache blocks;
2. Calculate the structure of the addresses for the following cache structures:
  - direct mapped cache;
  - fully associative cache;
  - 2-way set-associative cache;
  - 4-way set-associative cache;
  - 8-way set-associative cache.
3. Calculate the number of sets for the previous set-associative caches.

### Solution (1):

Number of cache blocks = Cache size / Block size = 1M Word / 256 Word =  $2^{20} / 2^8 = 2^{12} = 4096$

### Solution (2):

Main memory address: 30 bit

Cache memory address: 20 bit

#### Direct Mapped Cache

Tag: 10 bit | Index: 12 bit | Word Offset (in the block): 8 bit

#### Fully Associative Cache

Tag: 22 bit | Word Offset (in the block): 8 bit

#### 2-way Set-Associative Cache

Tag: 11 bit | Index: 11 bit | Word Offset (in the block): 8 bit

#### 4-way Set-Associative Cache

Tag: 12 bit | Index: 10 bit | Word Offset (in the block): 8 bit

#### 8-way Set-Associative Cache

Tag: 13 bit | Index: 9 bit | Word Offset (in the block): 8 bit

### Solution (3):

Number of sets in n-way SA cache = Number of blocks / Number of ways =  $4096 / n$

Number of sets in 2-way SA cache =  $4096 / 2 = 2048$

Number of sets in 4-way SA cache =  $4096 / 4 = 1024$

Number of sets in 8-way SA cache =  $4096 / 8 = 512$

## EXERCISES on CACHES - V2024

### Exercise 2

Let us consider a memory hierarchy (main memory + cache) given by:

- Memory size 2 Giga Byte (Byte addressed);
- Cache size 512 K Byte (Byte addressed);
- Cache block size 512 Byte.

1. Calculate the number of cache blocks
2. Calculate the structure of the addresses for the following cache structures:
  - direct mapped cache;
  - fully associative cache;
  - 4-way set-associative cache;

### Solution (1)

Number of cache blocks = Cache size / Block size = 512 KB / 512 B = 1 K = 1024

### Solution (2)

Main memory: 31 bit address

Cache memory: 19 bit address

#### Direct Mapped Cache

Tag: 12 bit | Index: 10 bit | Byte Offset (in the block): 9 bit

#### Fully Associative Cache

Tag: 22 bit | Byte Offset (in the block): 9 bit

#### 4-way Set-Associative Cache

Tag: 14 bit | Index: 8 bit | Byte Offset (in the block): 9 bit

## EXERCISES on CACHES - V2024

### Exercise 3 – Cache simulation

Let us consider a memory hierarchy composed of the main memory and a **direct mapped cache** with:

- Memory size 4 KByte (Byte addressed);
- Cache size 1 Kbyte (Byte addressed);
- Cache block size 256 Byte.

1. Calculate the following parameters:

Number of blocks in memory: **16 blocks**

Number of blocks in cache: **4 blocks**

Structure of the addresses:

Memory address: **12 bit**

Cache address: **10 bit**

Byte Offset (in the block): **8 bit**

Structure of 12-bit memory address:     |     **4bit MEM BLOCK INDEX**     |     **8bit BYTE OFFSET** |  
    |     **2bit TAG**     |     **2bit CACHE INDEX** |     **8bit BYTE OFFSET** |

**Example:**                                     |     **1 1**     |     **1 0**     |     **1 1 1 0 0 0 1 0**     |  
    |     **2bit TAG**     |     **2bit CACHE INDEX** |     **8bit BYTE OFFSET** |

2. Given the following sequence of memory accesses, please complete the following table by **simulating** the direct mapped cache behavior in terms of:

- **1-bit HIT/MISS**
- **1-bit VALID**
- **2-bit TAG**
- **DATA** to report the number **in base<sub>10</sub>** of the memory block loaded/accessed in cache.
- **ACTION** to report the memory block accessed in the cache block (in case of HIT) or loaded in cache (in case of MISS)

	Requested Memory Address	H / M	Block_0_cache index 00			Block_1_cache index 01			Block_2_cache index 10			Block_3_cache index 11			ACTION
			V	TAG	DATA bl. <sub>10</sub>	V	TAG	DATA bl. <sub>10</sub>	V	TAG	DATA bl. <sub>10</sub>	V	TAG	DATA bl. <sub>10</sub>	
			1	00	0	0	11	2	1	01	6	0	10	7	Initial situation
1	11 10 1110 0010	M	1	00	0	0	11	2	1	11	14	0	10	7	Load bl.14 in block_2_cache
2	00 01 1110 0101	M	1	00	0	1	00	1	1	11	14	0	10	7	Load bl.1 in block_1_cache
3	00 01 0011 1001	H	1	00	0	1	00	1	1	11	14	0	10	7	Access bl.1 in block_1_cache
4	11 00 0000 0010	M	1	11	12	1	00	1	1	11	14	0	10	7	Load bl.12 in block_0_cache
5	00 11 1111 1110	M	1	11	12	1	00	1	1	11	14	1	00	3	Load bl.3 in block_3_cache
6	10 01 0100 0111	M	1	11	12	1	10	9	1	11	14	1	00	3	Load bl.9 in block_1_cache

## EXERCISES on CACHES - V2024

### Exercise 4 – Cache simulation

Let us consider a memory hierarchy composed of the main memory and a **2-way set associative cache** with:

- Memory size 4 KByte (Byte addressed)
- Cache size 512 byte (Byte addressed)
- Cache block size 128 Byte

1. Calculate the following parameters:

Number of blocks in memory: **32 blocks**

Number of blocks in cache: **4 blocks** (marked as block\_a, block\_b, block\_c and block\_d)

Number of sets= 2 sets (marked as Set\_0 and Set\_1)

Structure of the addresses:

Memory address: **12 bit**

Cache address: **9 bit**

Byte Offset (in the block): **7 bit**

Structure of 12-bit memory address: | **5bit MEM BLOCK INDEX** | **7-bit BYTE OFFSET** |  
| **4-bit TAG** | **1-bit cache INDEX** | **7-bit BYTE OFFSET** |

**Example:** | **1 1 1 0** | **1** | **1 1 0 0 1 0** |  
| **4-bit TAG** | **1-bit cache INDEX** | **7bit BYTE OFFSET** |

Given the following sequence of memory accesses, please complete the following table describing the behavior of the:

2. Given the following sequence of memory accesses, please complete the following table by **simulating** the 2-way set associative cache assuming the **LRU (Least Recently Used)** substitution policy:

- **1-bit HIT/MISS**
- **1-bit VALID**
- **4-bit TAG**
- **DATA** to report the number in **base<sub>10</sub>** of the memory block loaded/accessed in cache.
- **ACTION** to report the memory block accessed in the cache block (in case of HIT) or loaded in cache (in case of MISS)

	Requested Memory Address	H / M	Set_0 block_a			Set_0 block_b			Set_1 block_c			Set_1 block_d			ACTION
			V	TAG	DATA bl. <sub>10</sub>	V	TAG	DATA bl. <sub>10</sub>	V	TAG	DATA bl. <sub>10</sub>	V	TAG	DATA bl. <sub>10</sub>	
			<b>1</b>	<b>0001</b>	<b>2</b>	<b>0</b>	<b>0001</b>	<b>2</b>	<b>1</b>	<b>0001</b>	<b>3</b>	<b>0</b>	<b>0010</b>	<b>7</b>	Initial situation
<b>1</b>	0010 1 1010010	M	<b>1</b>	<b>0001</b>	<b>2</b>	<b>0</b>	<b>0001</b>	<b>2</b>	<b>1</b>	<b>0001</b>	<b>3</b>	<b>1</b>	<b>0010</b>	<b>5</b>	Load bl. 5 in block_d_cache
<b>2</b>	0001 1 1010100	H	<b>1</b>	<b>0001</b>	<b>2</b>	<b>0</b>	<b>0001</b>	<b>2</b>	<b>1</b>	<b>0001</b>	<b>3</b>	<b>1</b>	<b>0010</b>	<b>5</b>	Access bl.3 in block_c_cache
<b>3</b>	0001 0 0111111	H	<b>1</b>	<b>0001</b>	<b>2</b>	<b>0</b>	<b>0001</b>	<b>2</b>	<b>1</b>	<b>0001</b>	<b>3</b>	<b>1</b>	<b>0010</b>	<b>5</b>	Access bl.2 in block_a_cache
<b>4</b>	1100 0 0001010	M	<b>1</b>	<b>0001</b>	<b>2</b>	<b>1</b>	<b>1100</b>	<b>24</b>	<b>1</b>	<b>0001</b>	<b>3</b>	<b>1</b>	<b>0010</b>	<b>5</b>	Load bl.24 in block_b_cache
<b>5</b>	0111 1 1010010	M	<b>1</b>	<b>0001</b>	<b>2</b>	<b>1</b>	<b>1100</b>	<b>24</b>	<b>1</b>	<b>0001</b>	<b>3</b>	<b>1</b>	<b>0111</b>	<b>15</b>	Load bl.15 in block_d_cache
<b>6</b>	1011 0 1000110	M	<b>1</b>	<b>1011</b>	<b>22</b>	<b>1</b>	<b>1100</b>	<b>24</b>	<b>1</b>	<b>0001</b>	<b>3</b>	<b>1</b>	<b>0111</b>	<b>15</b>	Load bl.22 in block_a_cache

## EXERCISES on CACHES - V2024

### Question 1 (format Multiple Choice – Single answer) - 10 Jan. 2022 – PART1

Please indicate the structure of the 32-bit memory address of a 4-way set-associative cache with 1 MB cache size and a block size of 256 B.

**(SINGLE ANSWER)**

**1 point**

**Answer 1:** | 24-bit tag | 8-bit offset |

**Answer 2:** | 14-bit tag | 10-bit index | 8-bit offset | **(TRUE)**

**Answer 3:** | 13-bit tag | 11-bit index | 8-bit offset |

**Answer 4:** | 12-bit tag | 12-bit index | 8-bit offset |

**Solution:**

**Answer 2:** | 14-bit tag | 10-bit index | 8-bit offset | **(TRUE)**

### Question 5 (format true/false) - 10 Jan. 2022 – PART1

In a **write-back cache**, the most updated value of a dirty cache block is always in the cache.

**Answer:** T / F

**1 point**

**SOLUTION: True**

**Feedback:**

In a write-back cache, a modified (dirty) cache block is not coherent with the main memory but the most updated value is always in the cache. The modified block will be written in the main memory only when it will be replaced due to a miss. See slides on L08: Memory Hierarchy.

## EXERCISES on CACHES - V2024

### Question 12 (format SINGLE ANSWER) - 10 Jan. 2022 – PART1

For a **direct-mapped cache**, which strategy can be used for the block replacement?

**(SINGLE ANSWER)**

**1 point**

**Answer 1:** LRU (Least Recently Used).

**Answer 2:** FIFO (First In First Out).

**Answer 3:** None of them **(TRUE)**

**Solution**

**Answer 3:** None of them **(TRUE)**

**Feedback:**

*For a direct mapped cache, there is no need of any block replacement strategy, because there is only one block to be replaced by direct mapping.*

## EXERCISES on CACHES - V2024

### Question 3 (format Multiple Choice – Single answer) – 25 Aug. 2021 - PART2

Let's consider a fully associative write-back cache with many cache entries that at cold start is empty and receives the following sequence of memory accesses:

Read Mem[AAAA]  
Write Mem[AAAA]  
Read Mem[BBBB]  
Write Mem[BBBB]  
Read Mem[AAAA]  
Read Mem[BBBB]

What are the number of cache hits and misses when using a “**write allocate**” versus a “**no-write allocate**” policy?

**(SINGLE ANSWER)**

**2 points**

**Answer 1:** Write allocate has 2 hits & 4 misses | No-write allocate has 4 hits & 2 misses

**Answer 2:** Write allocate has 4 hits & 2 misses | No-write allocate has 4 hits & 2 misses

**Answer 3:** Write allocate has 4 hits & 2 misses | No-write allocate has 2 hits & 4 misses

**Answer 4:** Write allocate has 5 hits & 1 miss | No-write allocate has 5 hits & 1 miss

**Answer 5:** Write allocate has 3 hits & 3 misses | No-write allocate has 2 hits & 4 misses

#### **Solution:**

**Answer 2:** Write allocate has 4 hits & 2 misses | No-write allocate has 4 hits & 2 misses (**TRUE**)

#### **Feedback**

For the write allocate policy, the first read accesses to Mem[AAAA] and Mem[BBBB] are misses, and the 2 blocks corresponding to [AAAA] and [BBBB] are allocated in cache. The next four accesses are all hits, since the blocks corresponding to [AAAA] and [BBBB] are found in cache. Globally, the write allocate has 2 misses & 4 hits.

For the no-write allocate policy there is the same behavior as in the write allocate policy because the first accesses to Mem[AAAA] and Mem[BBBB] are done on read and the corresponding blocks are allocated in cache. Therefore, also the no-write allocate policy has 2 misses & 4 hits.

## EXERCISES on CACHES - V2024

### Question 4 (complete table format) from PART2 – Exam 21 July, 2022

**2 points**

Let's consider 32-block main memory with a **direct-mapped** 8-block cache based on a **write allocate** with **write-through** protocol.

The addresses are expressed as decimal numbers:

Memory Address: [0, 1, 2, ..... 31]<sub>10</sub>

Cache Address: [0, 1, 2, ...7]<sub>10</sub>

and Cache Tags are expressed as binary numbers.

At cold start the cache is empty, then there is the following sequence of memory accesses.

Please complete the following table:

	Type of memory access	Memory Address	HIT/MISS Type	Cache Tag	Cache Address	Write in memory
1	Read	[24] <sub>10</sub>	Cold-start Miss	[11] <sub>2</sub>	[0] <sub>10</sub>	No
2	Write	[24] <sub>10</sub>	Hit	[11] <sub>2</sub>	[0] <sub>10</sub>	Yes, Wr. in M[24] <sub>10</sub>
3	Read	[24] <sub>10</sub>	Hit	[11] <sub>2</sub>	[0] <sub>10</sub>	No
4	Read	[10] <sub>10</sub>				
5	Read	[16] <sub>10</sub>				
6	Write	[10] <sub>10</sub>				
7	Write	[24] <sub>10</sub>				
8	Read	[12] <sub>10</sub>				
9	Read	[21] <sub>10</sub>				
10	Write	[18] <sub>10</sub>				

**Solution:**

	Type of memory access	Memory Address	HIT/MISS Type	Cache Tag	Cache Address	Write in memory
1	Read	[24] <sub>10</sub>	Cold-start Miss	[11] <sub>2</sub>	[0] <sub>10</sub>	No
2	Write	[24] <sub>10</sub>	Hit	[11] <sub>2</sub>	[0] <sub>10</sub>	Yes, Wr. in M[24] <sub>10</sub>
3	Read	[24] <sub>10</sub>	Hit	[11] <sub>2</sub>	[0] <sub>10</sub>	No
4	Read	[10] <sub>10</sub>	Cold-start Miss	[01] <sub>2</sub>	[2] <sub>10</sub>	No
5	Read	[16] <sub>10</sub>	Conflict Miss	[10] <sub>2</sub>	[0] <sub>10</sub>	No
6	Write	[10] <sub>10</sub>	Hit	[01] <sub>2</sub>	[2] <sub>10</sub>	Yes, Wr. in M[10] <sub>10</sub>
7	Write	[24] <sub>10</sub>	Conflict Miss	[11] <sub>2</sub>	[0] <sub>10</sub>	Yes, Wr. in M[24] <sub>10</sub>
8	Read	[12] <sub>10</sub>	Cold-start Miss	[01] <sub>2</sub>	[4] <sub>10</sub>	No
9	Read	[21] <sub>10</sub>	Cold-start Miss	[10] <sub>2</sub>	[5] <sub>10</sub>	No
10	Write	[18] <sub>10</sub>	Conflict Miss	[10] <sub>2</sub>	[2] <sub>10</sub>	Yes, W in M[18] <sub>10</sub>



## EXERCISES on CACHES - V2024

### EXERCISE 3 – CACHE MEMORIES (3 points) – exam 22/1/2024

Let's consider a **fully associative** cache with 4 blocks [a, b, c, d] that at cold start is empty and receives the following sequence of memory accesses:

```

Read  Mem[AAAA]
Write Mem[AAAA]
Read  Mem[BBBB]
Write Mem[BBBB]
Read  Mem[AAAA]
Write Mem[CCCC]
Read  Mem[CCCC]
Read  Mem[BBBB]
    
```

**Part A)** Assuming *Write Allocate* and *Write Back* cache policies, complete the following table:

	Type of memory access	Memory Address	HIT / MISS Type	Cache Tag	Cache Block	Dirty bit	Write-back in memory
1	read	[AAAA] <sub>ex</sub>	Cold start MISS	[AAAA] <sub>ex</sub>	a	0	no
2	write	[AAAA] <sub>ex</sub>	HIT	[AAAA] <sub>ex</sub>	a	1	no
3	read	[BBBB] <sub>ex</sub>					
4	write	[BBBB] <sub>ex</sub>					
5	read	[AAAA] <sub>ex</sub>					
6	write	[CCCC] <sub>ex</sub>					
7	read	[CCCC] <sub>ex</sub>					
8	write	[BBBB] <sub>ex</sub>					

How many cache misses? \_\_\_\_\_

How many cache hits? \_\_\_\_\_

Calculate the Miss Rate: \_\_\_\_\_

## EXERCISES on CACHES - V2024

**Part b)** Assuming **No-write Allocate** and **Write Through** cache policies, complete the following table:

	Type of memory access	Memory Address	HIT / MISS Type	Cache Tag	Cache Block	Write in memory
1	read	[AAAA] <sub>ex</sub>	Cold start MISS	[AAAA] <sub>ex</sub>	a	no
2	write	[AAAA] <sub>ex</sub>	HIT	[AAAA] <sub>ex</sub>	a	yes
3	read	[BBBB] <sub>ex</sub>				
4	write	[BBBB] <sub>ex</sub>				
5	read	[AAAA] <sub>ex</sub>				
6	write	[CCCC] <sub>ex</sub>				
7	read	[CCCC] <sub>ex</sub>				
8	write	[BBBB] <sub>ex</sub>				

How many cache misses? \_\_\_\_\_

How many cache hits? \_\_\_\_\_

Calculate the Miss Rate: \_\_\_\_\_

## EXERCISES on CACHES - V2024

### **Solution**

**Part A)** Assuming the **Write Allocate** and **Write Back** cache policies, complete the following table:

	Type of memory access	Memory Address	HIT / MISS Type	Cache Tag	Cache Block	Dirty bit	Write-back in memory
1	read	[AAAA] <sub>ex</sub>	Cold start MISS	[AAAA] <sub>ex</sub>	a	0	no
2	write	[AAAA] <sub>ex</sub>	HIT	[AAAA] <sub>ex</sub>	a	1	no
3	read	[BBBB] <sub>ex</sub>	<i>Cold start MISS</i>	[BBBB] <sub>ex</sub>	<i>b</i>	<i>0</i>	<i>no</i>
4	write	[BBBB] <sub>ex</sub>	<i>HIT</i>	[BBBB] <sub>ex</sub>	<i>b</i>	<i>1</i>	<i>no</i>
5	read	[AAAA] <sub>ex</sub>	<i>HIT</i>	[AAAA] <sub>ex</sub>	<i>a</i>	<i>1</i>	<i>no</i>
6	write	[CCCC] <sub>ex</sub>	<i>Cold start MISS</i>	[CCCC] <sub>ex</sub>	<i>c</i>	<i>1</i>	<i>no</i>
7	read	[CCCC] <sub>ex</sub>	<i>HIT</i>	[CCCC] <sub>ex</sub>	<i>c</i>	<i>1</i>	<i>no</i>
8	write	[BBBB] <sub>ex</sub>	<i>HIT</i>	[BBBB] <sub>ex</sub>	<i>b</i>	<i>1</i>	<i>no</i>

How many cache misses?

**3**

How many cache hits?

**5**

Calculate the Miss Rate:

$$\text{Miss Rate} = \text{Number of misses} / \text{Number of memory access} = 3 / 8 = 0.375$$

## EXERCISES on CACHES - V2024

### Solution

**Part b)** Assuming the **No-write Allocate** and **Write Through** cache policies, complete the following table:

	Type of memory access	Memory Address	HIT / MISS Type	Cache Tag	Cache Block	Write in memory
1	read	[AAAA] <sub>ex</sub>	Cold start MISS	[AAAA] <sub>ex</sub>	a	no
2	write	[AAAA] <sub>ex</sub>	HIT	[AAAA] <sub>ex</sub>	a	yes
3	read	[BBBB] <sub>ex</sub>	<i>Cold start MISS</i>	[BBBB] <sub>ex</sub>	<i>b</i>	<i>no</i>
4	write	[BBBB] <sub>ex</sub>	<i>HIT</i>	[BBBB] <sub>ex</sub>	<i>b</i>	<i>yes</i>
5	read	[AAAA] <sub>ex</sub>	<i>HIT</i>	[AAAA] <sub>ex</sub>	<i>a</i>	<i>no</i>
6	write	[CCCC] <sub>ex</sub>	<b>Miss with no-write allocation in cache</b>	--	--	Yes (*)
7	read	[CCCC] <sub>ex</sub>	<i>Cold start MISS</i>	[CCCC] <sub>ex</sub>	<i>c</i>	<i>no</i>
8	write	[BBBB] <sub>ex</sub>	<i>HIT</i>	[BBBB] <sub>ex</sub>	<i>b</i>	<i>yes</i>

(\*) Write done directly in memory with no-write allocation in cache

How many cache misses?

4

How many cache hits?

4

Calculate the Miss Rate:

$$\text{Miss Rate} = \text{Number of misses} / \text{Number of memory access} = 4 / 8 = 0.5$$

## EXERCISES on CACHES - V2024

### EXERCISE 4 – CACHE MEMORIES (3 points) – exam 22/1/2024

Let's consider 32-block main memory with a **direct-mapped** 8-block cache based on a **write allocate** with **write-back** protocol.

The addresses are expressed as decimal numbers:

Memory Block Addresses:  $[0, 1, 2, \dots, 31]_{10}$

Cache Block Addresses:  $[0, 1, 2, \dots, 7]_{10}$

At cold start the cache is empty, then there is the following sequence of memory accesses.

1. Please complete the following table:

	Type of memory access	Memory Address	HIT / MISS Type	Cache Tag	Cache Index	Dirty bit	Write-back in memory
1	write	$[12]_{10}$	Cold start MISS	$[01]_2$	$[100]_2$	1	no
2	read	$[12]_{10}$	HIT	$[01]_2$	$[100]_2$	1	no
3	read	$[10]_{10}$	<i>Cold start MISS</i>	<i><math>[01]_2</math></i>	<i><math>[010]_2</math></i>	<i>0</i>	<i>no</i>
4	write	$[10]_{10}$	<i>HIT</i>	<i><math>[01]_2</math></i>	<i><math>[010]_2</math></i>	<i>1</i>	<i>no</i>
5	write	$[26]_{10}$	<i>Conflict MISS</i>	<i><math>[11]_2</math></i>	<i><math>[010]_2</math></i>	<i>1</i>	<i>WB in <math>M[10]_{10}</math></i>
6	read	$[20]_{10}$	<i>Conflict MISS</i>	<i><math>[10]_2</math></i>	<i><math>[100]_2</math></i>	<i>0</i>	<i>WB in <math>M[12]_{10}</math></i>
7	read	$[30]_{10}$	<i>Cold start MISS</i>	<i><math>[11]_2</math></i>	<i><math>[110]_2</math></i>	<i>0</i>	<i>no</i>
8	write	$[16]_{10}$	<i>Cold start MISS</i>	<i><math>[10]_2</math></i>	<i><math>[000]_2</math></i>	<i>1</i>	<i>no</i>
9	write	$[6]_{10}$	<i>Conflict MISS</i>	<i><math>[00]_2</math></i>	<i><math>[110]_2</math></i>	<i>1</i>	<i>no (block 30 not modified)</i>
10	read	$[18]_{10}$	<i>Conflict MISS</i>	<i><math>[10]_2</math></i>	<i><math>[010]_2</math></i>	<i>0</i>	<i>WB in <math>M[26]_{10}</math></i>

2. Calculate the Miss Rate:

$$\text{Miss Rate} = \text{Number of misses} / \text{Number of memory access} = 8/10 = 0.8$$

## EXERCISES on CACHES - V2024

### EXERCISE 3 – CACHE MEMORIES (3 points) – exam 15/2/2024

Let's consider 32-block main memory with a **fully-associative** 4-block cache and **LRU** cache replacement policy. The addresses are expressed as:

Memory Block Addresses:  $[0, 1, 2, \dots, 31]_{10}$

Cache Block Addresses:  $[a, b, c, d]$

At cold start the cache is empty, then there is the following sequence of memory accesses.

- Assuming the **Write Allocate** and **Write Back** cache policies, complete the following table:

	Type of memory access	Memory Address	HIT / MISS Type	Cache Tag	Cache Block Addresss	Dirty bit	Write-back in memory
1	read	$[12]_{10}$	Cold start MISS	$[01100]_2$	a	0	no
2	write	$[12]_{10}$	HIT	$[01100]_2$	a	1	no
3	write	$[10]_{10}$					
4	read	$[10]_{10}$					
5	read	$[26]_{10}$					
6	write	$[7]_{10}$					
7	read	$[12]_{10}$					
8	read	$[4]_{10}$					
9	write	$[26]_{10}$					
10	write	$[18]_{10}$					
11	read	$[5]_{10}$					
12	write	$[24]_{10}$					

Calculate the Miss Rate:

Miss Rate = \_\_\_\_\_

## EXERCISES on CACHES - V2024

**Solution:**

	Type of memory access	Memory Address	HIT / MISS Type	Cache Tag	Cache Block Addresses	Dirty bit	Write-back in memory
1	read	$[12]_{10}$	Cold start MISS	$[01100]_2$	a	0	no
2	write	$[12]_{10}$	HIT	$[01100]_2$	a	1	no
3	write	$[10]_{10}$	<i>Cold start MISS</i>	<i><math>[01010]_2</math></i>	<i>b</i>	<i>1</i>	<i>no</i>
4	read	$[10]_{10}$	<i>HIT</i>	<i><math>[01010]_2</math></i>	<i>b</i>	<i>1</i>	<i>no</i>
5	read	$[26]_{10}$	<i>Cold start MISS</i>	<i><math>[11010]_2</math></i>	<i>c</i>	<i>0</i>	<i>no</i>
6	write	$[7]_{10}$	<i>Cold start MISS</i>	<i><math>[00111]_2</math></i>	<i>d</i>	<i>1</i>	<i>no</i>
7	read	$[12]_{10}$	<i>HIT</i>	<i><math>[01100]_2</math></i>	<i>a</i>	<i>1</i>	<i>no</i>
8	read	$[4]_{10}$	<i>Conflict MISS</i>	<i><math>[00100]_2</math></i>	<i>b</i>	<i>0</i>	<i>Yes: WB in <math>[10]_{10}</math></i>
9	write	$[26]_{10}$	<i>HIT</i>	<i><math>[11010]_2</math></i>	<i>c</i>	<i>1</i>	<i>no</i>
10	write	$[18]_{10}$	<i>Conflict MISS</i>	<i><math>[10010]_2</math></i>	<i>d</i>	<i>1</i>	<i>Yes: WB in <math>[7]_{10}</math></i>
11	read	$[5]_{10}$	<i>Conflict MISS</i>	<i><math>[00101]_2</math></i>	<i>a</i>	<i>0</i>	<i>Yes: WB in <math>[12]_{10}</math></i>
12	write	$[24]_{10}$	<i>Conflict MISS</i>	<i><math>[11000]_2</math></i>	<i>b</i>	<i>1</i>	<i>No</i>

Calculate the Miss Rate:

$$\text{Miss Rate} = \text{Number of misses} / \text{Number of memory access} = 8 / 12 = 0,67$$