### Course on: "Advanced Computer Architectures"

# **Scoreboard Dynamic Scheduling Algorithm**



Prof. Cristina Silvano Politecnico di Milano email: cristina.silvano@polimi.it

## Recap on Dynamic Scheduling

- Simple scalar pipeline: Hazards due to true data dependences that cannot be solved by forwarding cause the stall of the pipeline: no new instructions can be fetched nor issued even if there are not data dependences!
- Solution: Allow data independent instructions behind a stall to proceed
  - HW rearranges dynamically the instruction execution to reduce stalls
- => This enables out-of-order execution and out-of-order commit.
- First implemented in CDC 6600 (1963).

## **Example of Dynamic Scheduling**

```
DIVD F0,F2,F4 # takes many cycles
ADDD F10,F0,F8 # RAW F0
SUBD F12,F8,F14
```

- RAW hazard: ADDD stalls for RAW hazards on FO (stall many cycles for DIVD commit).
- SUBD would stall even if not data dependent on anything in the pipeline.
- BASIC IDEA: to enable SUBD to proceed
   => this generates out-of-order execution


## **Scoreboard Basic Assumptions**

- We consider a single-issue processor.
- Instruction Fetch stage fetches and issues instructions in program order (in-order issue).
- Instruction execution begins *as soon as operands are ready* whenever not dependent on previous instructions (*no RAW hazards*).
- There are multiple pipelined Functional Units with variable latencies.
- Execution stage might require multiple cycles, depending on the operation type and latency.
- Memory stage might require multiple cycles access time due to data cache misses.
- → Out-of-order execution & out-of-order commit (this introduces the possibility of WAR & WAW hazards).

### Scoreboard basic scheme

- Scoreboard allows data independent instructions behind a stall to proceed, not waiting for prior instructions.
- We distinguish when an instruction begins execution and it completes execution: between the two times, the instruction is in execution.
- Scoreboard pipeline allows multiple instructions in execution at the same time ⇒ that requires multiple pipelined functional units.
- In-order issue, out-of-order execution, out-of-order completion (commit)
  - No forwarding!
  - Imprecise interrupt/exception model for now!

## Scoreboard basic architecture



## **Scoreboard Pipeline Stages**

- Scoreboard divides the **ID** stage in two stages:
  - 1. Issue Decode instructions and check for structural hazards
  - 2. Read operands (RR)—Wait until not dependent on previous instructions and no data hazards, then read operands

## **Scoreboard Pipeline Stages**

- Scoreboard divides the ID stage in two stages:
  - 1. Issue—Decode instructions and check for structural hazards
  - 2. Read operands (RR)—Wait until not dependent on previous instructions and no data hazards, then read operands
- Scoreboard allows instructions to execute whenever 1 & 2 hold, not waiting for prior instructions to complete.
- Scoreboard keeps track of dependencies and state of parallel ongoing operations.
- Instructions pass through the issue stage in-order, but they can be stalled or bypass each other in the read operand stage (out-of-order read operands).
- Then instructions enter execution out-of-order and have different latencies, which implies out-of-order completion (commit).
- Summary: In-order *issue* but out-of-order *read-operands* ⇒ *out-of-order execution* & *commit*.

## **Scoreboard Implications**

- There are multiple instructions in execution phase
  - → Multiple execution units or pipelined execution units
- No register renaming (compile time technique).
- Out-of-order commit ⇒ WAR and WAW hazards can occur

### Solutions for WAR:

- Read registers only during Read Operands stage.
- Stall write back until previous registers have been read.

### Solution for WAW:


 Detect WAW hazard and stall issue of new instruction until previous instruction causing WAW completes.

### **Scoreboard Scheme**

- Any hazard detection and resolution is centralized in the Scoreboard:
  - Every instruction goes through the Scoreboard, where a record of data dependences is constructed
  - The Scoreboard then determines when the instruction can read its operand and begin execution (check for RAW)
  - If the Scoreboard decides the instruction cannot execute immediately, it monitors every change and decides when the instruction can execute.
  - The scoreboard controls when the instruction can write its result into destination register (check for WAR & WAW)

## **Scoreboard Architecture**

The idea of a scoreboard is to keep track of the status of instructions, functional units and registers



Completes when:
•No func.unit is
waiting for this
register from a
different func.unit
( prevent WAR)

### 1. Issue

Decode instruction and check for structural hazards & WAW hazards

### Instructions issued in program order (for hazard checking)

- If a functional unit for the instruction is available (no structural hazard) and no other active instruction has the same destination register (no WAW hazard) => the Scoreboard issues the instruction to the FU and updates its data structure.
- If either a **structural hazard** or a **WAW hazard** exists => the instruction issue stalls, and no further instructions will issue until these hazards are solved.

### 2. Read Operands

Wait until no RAW hazards => then read operands. Check for structural hazards in reading ports of RF.

- A source operand is available if:
  - No earlier issued active instruction will write it or
  - A functional unit is writing its value in a register
- When the source operands are available, the Scoreboard tells the FU to proceed to read the operands from the RF and begin execution.
- RAW hazards are solved dynamically in this step
  - => **out-of-order** reading of operands
  - => instructions are sent into execution **out-of-order**.
- No data forwarding

### 3. Execution

The FU begins execution upon receiving operands. When the result is ready, it notifies the Scoreboard that execution has been completed.

- FUs are characterized by variable latency to complete execution.
- Load/Store latency depends on data cache HIT/MISS times.

=> Out-of-order execution

### 4. Write result

Check for WAR hazards on destination.


Check for structural hazards in writing RF and finish execution.

Once the Scoreboard is aware that the FU has completed execution, the Scoreboard checks for WAR hazards.

- If none, it writes results.
- If there is a WAR => the Scoreboard stalls the completing instruction.

=> Out-of-order commit

## RAW/WAR/WAW Example



- To avoid the WAR hazard on F8, the Scoreboard would:
  - Stall SUBD in the WB stage, waiting for ADDD reads F0 and F8;
- To avoid the WAW hazard on F6, the Scoreboard would:
  - Stall MULD in the ISSUE stage until ADDD writes F6.
- Note: Any WAR/WAW hazard could have been solved through register renaming at compile time.

### Recap: SCOREBOARD BASIC SCHEME

- IN-ORDER ISSUE
- OUT-OF-ORDER READ OPERANDS
- OUT-OF-ORDER EXECUTION
- OUT-OF-ORDER COMPLETION
- NO FORWARDING
- Control is centralized into the Scoreboard

### **Recap: SCOREBOARD STAGES**

### ISSUE (IN-ORDER):

- Check for structural hazards
- Check for WAW hazards on destination operand (\*)

### READ OPERANDS (OUT-OF-ORDER)

- Check for RAW hazards
- Check for structural hazards in reading RF

### EXECUTION (OUT-OF-ORDER)

- Execution completion depends on latency of FUs
- Execution completion of LD/ST depends on cache hit/miss latencies

### WRITE RESULTS (OUT-OF-ORDER)

- Check for WAR hazards on destionation operand
- Check for structural hazards in writing RF

## **Recap: SCOREBOARD optimizations**

### (\*) Optimizations:

- 1. Check for **WAW postponed** from **ISSUE** stage to **WRITE** stage
- 2. Data forwarding

### **Scoreboard Structure**

### Instruction status

### 2. Functional Unit status

Indicates the state of the functional unit (FU):

**Busy** Indicates whether the unit is busy or not

**Op** The operation to perform in the unit (+,-, etc.)

**Fi** Destination register

**Fj, Fk** Source register numbers

**Qj, Qk** Functional units producing source registers Fj, Fk

**Rj, Rk** Flags indicating when Fj, Fk are ready.

Flags are set to NO after operands are read.

### 3. Register result status

Indicates which functional unit will write each register. Blank if no pending instructions will write that register.

## Scoreboard Example: Analysis of dependences and hazards

```
LD F6, 34(R2)

LD F2, 45(R3)

MULTD F0, F2, F4 # RAW F2

SUBD F8, F6, F2 # RAW F2, RAW F6


DIVD F10, F0, F6 # RAW F0, RAW F6

ADDD F6, F8, F2 # WAW F6, WAR F6, # RAW F8, RAW F2
```

## **Scoreboard Example**

```
Instruction status:
                               Read Exec
                                            Write
                      k Issue Oper Comp Result
   Instruction
                 34+ R2
   LD
            F6
                 45+ R3
   LD
            F2
   MULTD
            F0
                 F2
                    F4
   SUBD
            F8
                 F6
                    F2
   DIVD
            F10
                \mathbf{F0}
                     F6
   ADDD
            F6
                 F8
                     F2
Functional unit status:
                                             SI
                                                    S2
                                      dest
                                                         FU
                                                                FU
                                                                      Fj?
                                                                            Fk?
                                       Fi
                                             Fj
                                                   Fk
                                                          Qj
                                                                Qk
                                                                      Rj
                                                                             Rk
            Time Name
                          Busy
                                 Op
                 Integer
                           No
                 Mult1
                           No
                 Mult2
                           No
                 Add
                           No
                 Divide
                           No
Register result status:
   Clock
                          F0
                                F2
                                      F4
                                             F6
                                                   F8 F10 F12
                                                                            F30
                     FU
```

### Instruction status: Read Exec Write Issue Comp Result Instruction kOper LD F6 34+ R2 LD F2 45+ R3 **MULTD** F<sub>0</sub> F2 F4 **SUBD** F8 F6 F2 **DIVD** F10 FO **F6** ADDD F8 F2 F6





```
Instruction status
                                Executi Write
                         Read
                   Issue operant comple Result
Instruction i k
         34+ R2
LD
     F6
     F2 45+ R3
LD
MULT|FO
         F2
              F4
SUBD F8
         F6
             F2
DIVD F10 F0
              F6
              F2
ADDD F6
         F8
                                      S1
Functional unit status
                                dest
                                           S2
                                               FU for | FU for k Fj?
                                                                    Fk?
     Time Name
                                                                    Rk
                   Busy Op
                                Fi
                                           Fk
                                                       Qk
                                F6
                                           R2
                                                                    Yes
                         Load
          Integer
                   Yes
          Mult 1
                   No
          Mult2
                   No
          bbA
                   No
          Divide
                   No
Register result status
                         F2
                                      F6 F8 F10 F12
Clock
                   F0
                                F4
                                                                    F30
              FU
                                      Integer
```

Issue 2nd load? No: Integer Unit busy - Cannot issue 2nd Load due to structural hazard on Integer Unit => Issue stalls Issue multiply?

```
Instruction status
                                Executi Write
                         Read
Instruction j k
                   Issue operant comple Result
     F6
          34+ R2
LD
        45+ R3
LD
     F2
          F2
MULTIFO
              F4
SUBD F8
          F6
             F2
              F6
DIVD F10 F0
ADDD F6
              F2
                                       S1
Functional unit status
                                dest
                                            S2
                                                FU for | FU for k Fj?
                                                                     Fk?
     Time Name
                   Busy Op
                                Fi
                                            Fk
                                                        Qk
                                                               Ri
                                                                     Rk
                   Yes
                                F6
                                                                     Yes
                         Load
          Integer
          Mult 1
                   No
          Mult2
                   No
          Add
                   No
          Divide
                   No
Register result status
                         F2
                                       F6 F8 F10 F12
                                                                     F30
Clock
                    FO
                                F4
   3
               FU
                                       Integer
```

- Issue stalls
- Load execution complete in one clock cycle (ideal data cache hit)

```
Instruction status:
                               Read Exec
                                           Write
                      k Issue Oper Comp Result
   Instruction
                34+ R2
                                 2
   LD
           F6
                                              4
   LD
           F2 45+ R3
                F2
                    F4
   MULTD
           F0
   SUBD
           F8
               F6
                    F2
   DIVD
            F10
                    F6
                \mathbf{F0}
   ADDD
           F6
                F8
                    F2
```

### Functional unit status:

Time Name	Busy	Ор	Fi	Fj	Fk	Qj	Qk	Rj	Rk	
Integer	No									
Mult1	No									
Mult2	No									
Add	No									
Divide	No									

SI

S2


### Register result status:

Clock		F0	<i>F2</i>	<i>F4</i>	<i>F6</i>	F8	<i>F10</i>	<i>F12</i>	•••	<i>F30</i>
4	FU				Integer					

dest

- Issue stalls
- Write F6 & Integer Unit no more busy

FU FU Fi? Fk?





The second load is issued

### Instruction status: Read Exec Write Oper Comp Result Instruction kIssue LDF6 34 + R23 4 LDF2 45+ R3 **MULTD** F<sub>0</sub> F2 F4 SUBD F8 F6 F2 F10 $\mathbf{F0}$ DIVD **F6** ADDD F6 F8 F2 Functional unit status: dest SI *S2* FUFUFj? Fk? FiFiFkRkBusv *Oj* Qk $R_i$ Time Name OpE2 D 2 Integer $\mathbf{V}_{\mathbf{\Delta}\mathbf{C}}$ Mult1 Yes Mult F0 F2 F4 Integer No Yes Mult2 No Add No Divide

No

Register result status:

Clock 6

*F2* F0*F4 F6* F8 F10 F12 *F30* FUMult1 nteger

MULT is issued, but it has to wait for F2 from 2nd LOAD (RAW Hazard on F2)

Instruction	stat	us:			Read	Exec	Write
Instruction		j	k	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	
MULTD	F0	F2	F4	6			
SUBD	F8	F6	F2	7			
DIVD	F10	F0	<b>F6</b>				
ADDD	F6	F8	F2				

Functional unit status:			dest	S1	<i>S2</i>	FU	FU	Fj?	Fk?	
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk	_
Integer	Yes	Load	F2		R3				Yes	
Mult1	Yes	Mult	F0	F2	F4	Integer		No	Yes	
Mult2	No									
Add	Yes	Sub	F8	F6	F2		Integer	Yes	No	
Divide	No									

### Register result status:

Clock *F4* F10 F12 F2*F30* F0*F6* FUMult1 Integer Add

- Load execution completed in one clock cycle (data cache hit)
- Read multiply operands? *Not yet*
- SUBD can be issued to ADD Functional Unit (then SUBD has to wait for RAW F2 from load) 29

Instruction	stat	us:			Read	Exec	Write
Instruction		j	k	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	
MULTD	F0	F2	F4	6			
SUBD	F8	F6	F2	7			
DIVD	F10	F0	<b>F6</b>	8	)		
ADDD	F6	F8	F2				

<b>Functional</b>	' unit	status:
		Secretion.

unii siaius.			uesi	$\mathcal{O}I$	52	I	I	IJ:	I'N.
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	Yes	Load	F2		R3				No
Mult1	Yes	Mult	F0	F2	F4	Integer		No	Yes
Mult2	No								
Add	Yes	Sub	F8	F6	F2		Integer	Yes	No
Divide	Yes	Div	F10	F0	<b>F6</b>	Mult1		No	Yes

51

 $S^2$ 

FII

### Register result status:

Clock		F0	<i>F2</i>	<i>F4</i>	<i>F6</i>	F8	F10	F12	•••	F30
8	FU	Mult1	Integer			Add	Divide			

DIVD is issued but there is another RAW hazard (F0) from MULTD
 -> DIVD has to wait for reading F0

Fi2

Fk2

## Scoreboard Example: Cycle 8 cont'd

Instruction	stat	us:			Read	Exec	Write
Instruction	1	j	k	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULTD	F0	F2	F4	6			
SUBD	F8	F6	F2	7			
DIVD	F10	F0	<b>F6</b>	8			
ADDD	F6	F8	F2				

Functional unit status:			dest	S1	<i>S2</i>	FU	FU	Fj?	Fk?
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	No								
Mult1	Yes	Mult	F0	F2	F4			Yes	Yes
Mult2	No								
Add	Yes	Sub	F8	F6	F2			Yes	Yes
Divide	Yes	Div	<b>F10</b>	$\mathbf{F0}$	<b>F6</b>	Mult1		No	Yes

### Register result status:

Clock		F0	<i>F2</i>	F4	<i>F6</i>	F8	F10	<i>F12</i>	•••	F30
8	FU	Mult1				Add	Divide			

Load completes (Writes F2), and F2 operands for MULT and SUBD are ready

Instruction	stat	us:			Read	Exec	Write
Instruction		j	k	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
<b>MULTD</b>	F0	F2	<b>F4</b>	6	9		
SUBD	F8	F6	F2	7	3		
DIVD	F10	F0	<b>F6</b>	8			
ADDD	F6	F8	F2				

Functional	l unit	status:
------------	--------	---------

	Tir	ne	Name
			Integer
Note		10	Mult1
Remaining			Mult2
Remaining		2	Add
		V	Divide

		dest	SI	<i>S2</i>	FU	FU	Fj?	FK?
Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
No								
Yes	Mult	F0	F2	F4			Yes	Yes
No								
Yes	Sub	F8	F6	F2			Yes	Yes
Yes	Div	F10	$\mathbf{F0}$	<b>F6</b>	Mult1		No	Yes

### Register result status:

Clock F0F2F4*F6* F8 F10F12F30FUMult1 **Divide** 9 Add

- Read operands for MULTD & SUBD by multiple-port Register File (4 read ports)
- Issue ADDD? WAW F6 is gone but there is a structural hazard on ADD Functional Unit
- MULTD & SUBD are sent in execution in parallel with latency 10 cycles for MULTD & 2 cycles for SUBD 32

7		<i>,</i> •	•	1	1
_/	nstri	ucti	on	$\mathbf{C}T \cap \mathbf{I}$	7115.
_	110011	$n \cup \iota \iota$		JUUL	$\omega \omega$

	j	k
F6	34+	R2
F2	45+	R3
F0	F2	F4
F8	F6	F2
F10	F0	<b>F6</b>
F6	F8	F2
	F6 F2 F0 F8 F10	F6 34+ F2 45+ F0 F2 F8 F6 F10 F0

		Read	Exec	Write
Is	sue	Oper	Comp	Result
	1	2	3	4
	5	6	7	8
	6	9		
	7	9		
	8			

### Functional unit status:

Integer
9 Mult1
Mult2
1 Add
Divide

FU

•			dest	SI	<i>S2</i>	FU	FU	Fj?	Fk?
	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	No								
	Yes	Mult	F0	F2	F4			Yes	Yes
	No								
	Yes	Sub	F8	F6	F2			Yes	Yes
	Yes	Div	F10	F0	F6	Mult1		No	Yes

### Register result status:

Clock 10

F0	<i>F2</i>	<i>F4</i>	<i>F6</i>	F8	F10	<i>F12</i>	•••	F30
Mult1				Add	Divide			

Instruction	stat	us:			Read	Exec	Write
Instruction		j	$\boldsymbol{k}$	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULTD	F0	F2	F4	6	9		
SUBD	F8	F6	F2	7	9	11	
DIVD	<b>F10</b>	F0	<b>F6</b>	8			
ADDD	F6	F8	F2				

<b>Functional</b>	unit	status:
		Bulling.

Time	Name
^	Integer
8	Mult1
	Mult2
0	Add
V	Divide

FU

		dest	<i>S1</i>	<i>S2</i>	FU	FU	Fj?	Fk?
Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
No								
Yes	Mult	F0	F2	F4			Yes	Yes
No								
Yes	Sub	F8	F6	F2			Yes	Yes
Yes	Div	F10	F0	F6	Mult1		No	Yes

### Register result status:

Clock 11

*F6 F8 F10 F12* ... Add Divide

SUBD ends execution

*F30* 

Instruction status:					Read	Exec	Write
Instruction		j	k	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULTD	F0	F2	F4	6	9		
SUBD	F8	F6	F2	7	9	11	12
DIVD	F10	F0	<b>F6</b>	8			
ADDD	F6	F8	F2				

Functional	' unit status:
	milli simins.

Time	Name
	Integer
7	Mult1
	Mult2
	Add
	Divide

		dest	<i>S1</i>	<i>S2</i>	FU	FU	Fj?	Fk?
Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
No								
Yes	Mult	F0	F2	F4			Yes	Yes
No								
No								
Yes	Div	F10	F0	F6	Mult1		No	Yes

### Register result status:

Clock 12

FU 1


 F0
 F2
 F4
 F6
 F8
 F10
 F12
 ...
 F30

 Mult1
 Divide

SUBD writes result in F8

Instruction			Read	Exec	Write		
Instruction		$\dot{J}$	k	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULTD	FO	F2	<b>F4</b>	6	9		
SUBD	F8	F6	F2	7	9	11	12
DIVD	F10	$\mathbf{F0}$	<b>F6</b>	8			
ADDD	F6	F8	F2	13			

### Functional unit status:



### Register result status:



- ADDD can be issued (WAW F6 was gone and ADD unit is available)
- DIVD still waits for operand F0 from MULTD

Instruction			Read	Exec	Write							
Instruction	l	j	k	Issue	Oper	Comp	Result					
LD	F6	34+	R2	1	2	3	4					
LD	F2	45+	R3	5	6	7	8					
MULTD	F0	F2	F4	6	9							
SUBD	F8	F6	F2	7	9	11	12					
DIVD	F10	F0	<b>F6</b>	8								
ADDD	F6	F8	F2	13	14							
Functional	l unit	tstai	tus:			dest	<i>S1</i>	<i>S2</i>	FU	FU	Fj?	Fk?
	Time	Nam	ie	Busy	Ор	Fi	Fj	Fk	Qj	Qk	Rj	Rk
		Integ	ger	No								
	5	Mult	t1	Yes	Mult	F0	F2	F4			Yes	Yes
		Mult	t2	No								
	2	2 Add		Yes	Add	F6	F8	F2			Yes	Yes

#### Register result status:

Clock		F0	<i>F2</i>	<i>F4</i>	<i>F6</i>	F8	F10	<i>F12</i>	•••	<i>F30</i>
14	FU	Mult1			Add		Divide			

F10

F0

F6

Mult1

ADDD reads operands (out-of-order read operands: ADDD reads operands before DIVD)

Yes

No

Instruction	stat	us:			Read	Exec	Write
Instruction		j	k	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULTD	F0	F2	F4	6	9		
SUBD	F8	F6	F2	7	9	11	12
DIVD	F10	F0	<b>F6</b>	8			
ADDD	F6	F8	F2	13	14		

#### Functional unit status:

Integer
4 Mult1
Mult2
1 Add
Divide

		dest	<i>S1</i>	<i>S2</i>	FU	FU	Fj?	Fk?
Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
No								
Yes	Mult	F0	F2	F4			Yes	Yes
No								
Yes	Add	F6	F8	F2			Yes	Yes
Yes	Div	F10	$\mathbf{F0}$	F6	Mult1		No	Yes

#### Register result status:

Clock 15

FU [

 F0
 F2
 F4
 F6
 F8
 F10
 F12
 ...
 F30

 Mult1
 Add
 Divide

ADDD starts execution

Instruction	stat	us:			Read	Exec	Write
Instruction		j	k	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULTD	F0	F2	<b>F4</b>	6	9		
SUBD	F8	F6	F2	7	9	11	12
DIVD	F10	$\mathbf{F0}$	<b>F6</b>	8			
ADDD	F6	F8	F2	13	14	16	

T 1	1 • ,	1 1
Functional	unit	status:

ime	Name
^	Integer
3	Mult1
	Mult2
0	Add
V	Divide

		dest	SI	<b>S</b> 2	FU	FU	FJ?	PK!
Bus	y Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
No	)							
Yes	s Mult	F0	F2	<b>F4</b>			Yes	Yes
No	•							
Yes	s Add	F6	F8	F2			Yes	Yes
Yes	s Div	F10	$\mathbf{F0}$	<b>F6</b>	Mult1		No	Yes

#### Register result status:

Clock 16

FU

F0F2 *F4 F6* 

F8

F10 F12

*F30* 

Mult1 Add Divide

ADDD ends execution, but WAR F6 must be detected before writing the result in RF

Instruction	stat	us:			Read	Exec	Write					
Instruction	1	$\dot{J}$	k	Issue	Oper	Comp	Result					
LD	F6	34+	R2	1	2	3	4					
LD	F2	45+	R3	5	6	7	8					
MULTD	F0	<b>F2</b>	F4	6	9							
SUBD	F8	F6	F2	7	9	11	12	14	VAR I	<b>56 4</b>	0 <b>7</b> 0 N	<del> </del>
DIVD	F10	$\mathbf{F0}$	<b>F6</b>	8					MKI	U M	<i>IZUI</i>	u!
ADDD	F6	F8	F2	13	14	16						
	_											
Functional unit status:			tus:			dest	<i>S1</i>	<i>S2</i>	FU	FU	Fj?	Fk?
	Time	Nam	ie	Busy	Ор	Fi	Fj	Fk	Qj	Qk	Rj	Rk
		Integ	ger	No								
	2	2 Muli	t1	Yes	Mult	F0	P2	<b>F4</b>			Yes	Yes
		Mult	t2	No								
		Add		Yes	Add	F6	F8	F2			Yes	Yes
		Divi	de	Yes	Div	E11	F0	<b>F6</b>	Multi		No	Yes
Register re	esult	stati	us:						<b>,</b>			
Clock				F0	<i>F2</i>	<i>F4</i>	<i>F6</i>	F8	F10	<i>F12</i>	•••_	F30
17			FU	Mult1			Add		Divide			

- Why not write result of ADDD??? WAR F6 must be detected before writing for result of ADDD in F6
- DIVD must first read F6 (before ADDD write F6), but DIVD cannot read operands until MULTD writes F0
  (RAW on F0)


Road Exac Write

T	-	1	<i>y</i> •		1	
	nsi	เขาเ	ctio	n		7115.
1.	<i>  L</i> , )		CUU	<i>'' L</i> L L	ıuı	

sir action	siui	us.			Reau	LAEC	rrrite
Instruction		j	k	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULTD	F0	F2	F4	6	9		
SUBD	F8	F6	F2	7	9	11	12
DIVD	F10	F0	<b>F6</b>	8			
ADDD	F6	F8	F2	13	14	16	

#### Functional unit status:

Time Name



		dest	S1	<i>S2</i>	FU	FU	Fj?	Fk?
Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
No								
Yes	Mult	F0	F2	<b>F4</b>			Yes	Yes
No								
Yes	Add	F6	F8	F2			Yes	Yes
Yes	Div	F10	F0	F6	Mult1		No	Yes

#### Register result status:

Clock 18

FU

F0	<i>F2</i>	<i>F4</i>	<i>F6</i>	F8	F10	<i>F12</i>	• • •	F30
Mult1			Add		Divide			

Instructio	n stai	tus:			Read	Exec	Write					
Instruction	on	j	k	Issue	Oper	Comp	Result					
LD	F6	34+	R2	1	2	3	4					
LD	F2	45+	R3	5	6	7	8					
MULTD	F0	F2	<b>F4</b>	6	9	19						
SUBD	F8	F6	F2	7	9	11	12					
DIVD	F10	F0	<b>F6</b>	8								
ADDD	F6	F8	F2	13	14	16						
_	_											
Function	Functional unit status:					dest	<i>S1</i>	<i>S2</i>	FU	FU	Fj?	Fk?
Time Name				Busy	Ор	Fi	Fj	Fk	Qj	Qk	Rj	Rk
		Inte	ger	No								
		0 Mul	t1	Yes	Mult	F0	F2	F4			Yes	Yes
		Mul	t2	No								
		Add	l	Yes	Add	F6	F8	F2			Yes	Yes
		Divi	ide	Yes	Div	F10	F0	F6	Mult1		No	Yes
<b>.</b>	7											
Register i	us:											
Clock		_ <i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	F8	F10	<i>F12</i>	•••	F30		
19			FU	Mult1			Add		Divide			

MULTD ends execution

Instruction			Read	Exec	Write							
Instruction	1	j	k	Issue	Oper	Comp	Result					
LD	F6	34+	R2	1	2	3	4					
LD	F2	45+	R3	5	6	7	8					
MULTD	F0	F2	F4	6	9	19	20					
SUBD	F8	F6	F2	7	9	11	12					
DIVD	F10	$\mathbf{F0}$	<b>F6</b>	8								
ADDD	F6	F8	F2	13	14	16						
_	_											
Functional unit status:						dest	<i>S1</i>	<i>S2</i>	FU	FU	Fj?	Fk?
	Time	Nam	ie	Busy	Ор	Fi	Fj	Fk	Qj	Qk	Rj	Rk
		Integ	ger	No								
		Mul	t1	No								
		Mul	t2	No								
		Add		Yes	Add	F6	F8	F2			Yes	Yes
		Divi	de	Yes	Div	F10	F0	<b>F6</b>			Yes	Yes
Register re	Register result status:											,
Clock				F0	<i>F2</i>	<i>F4</i>	<i>F6</i>	F8	F10	<i>F12</i>	•••	F30
20			FU				Add		Divide			

MULTD writes in F0

Instruction	stat	us:			Read	Exec	Write
Instruction		j	k	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULTD	F0	F2	F4	6	9	19	20
SUBD	F8	F6	F2	7	9	11	12
DIVD	F10	F0	<b>F6</b>	8	21		
ADDD	F6	F8	F2	13	14	16	

<b>Functional</b>	' unit	status.
1 william	viiii	siains.

Гіте	Name
	Integer
	Mult1
	Mult2
	Add
	Divide

		dest	S1	<i>S2</i>	FU	FU	Fj?	Fk?
Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
No								
No								
No								
Yes	Add	F6	F8	F2			Yes	Yes
Yes	Div	F10	F0	<b>F6</b>			Yes	Yes

#### Register result status:

Clock 21

FU

					Divide			
F0	F2	F4	F6	F8	F10	F12	• • •	F30

- DIVD can read operands
- WAR F6 hazard is now gone...



dest

Instruction	stat	us:			Read	Exec	Write
Instruction	1	j	k	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULTD	F0	F2	F4	6	9	19	20
SUBD	F8	F6	F2	7	9	11	12
DIVD	F10	F0	<b>F6</b>	8	21		
ADDD	F6	F8	F2	13	14	16	22

T	
Functional	' unit status:

	•			~ -	~ -		- 0	- j ·	
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	No								
Mult1	No								
Mult2	No								
Add	No								
39 Divide	Yes	Div	F10	F0	<b>F6</b>			Yes	Yes

S2 FU FU Fi?

#### Register result status:

Clock		F0	<i>F2</i>	<i>F4</i>	<i>F6</i>	F8	F10	<i>F12</i>	•••	<i>F30</i>
22	FU						Divide			

- DIVD has read its operands in previous cycle, so WAR F6 is gone
- ADDD can now write the result in F6

Fk?

# skipping some cycles...

Instruction status:					Read	Exec	Write						
Instruction $j   k$		Issue	Oper	Comp	Result								
	LD	F6	34+	R2	1	2	3	4					
	LD	F2	45+	R3	5	6	7	8					
	<b>MULTD</b>	F0	F2	<b>F4</b>	6	9	19	20					
	SUBD	F8	F6	F2	7	9	11	12					
	DIVD	F10	F0	<b>F6</b>	8	21	61						
	ADDD	F6	F8	F2	13	14	16	22					
					<b>7</b> .	C 1	<b>C2</b>			<b>T</b> .0			
Functional unit status:						dest	S1	<i>S2</i>	FU	FU	Fj?	Fk?	
		Time	Nam	e	Busy	Ор	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer				No									
Mult1				No									
			Mult	2	No								
			Add		No								
		0	Divi	de	Yes	Div	F10	F0	<b>F6</b>			Yes	Yes

#### Register result status:

Clock		F0	F2	<i>F4</i>	<i>F6</i>	F8	F10	<i>F12</i>	•••	F30
61	FU						Divide			

#### DIVD ends execution

Instruction	n sta	tus:		Read	Exec	Write	
Instructio	n	j	k	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULTD	F0	F2	<b>F4</b>	6	9	19	20
SUBD	F8	F6	F2	7	9	11	12
DIVD	F10	$\mathbf{F0}$	F6	8	21	61	62
ADDD	F6	F8	F2	13	14	16	22

No

No

Functional unit status:	dest	<i>S1</i>	<i>S2</i>	FU	FU	Fj?	Fk?		
Time Name Busy Op			Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	No								
Mult1	No								
Mult2	No								

#### Register result status:


Add

Divide

Clock F0 F2 F4 F6 F8 F10 F12 ... F30
62 FU

DIVD writes in F10

### Recap: Scoreboard Example: Cycle 62



- In-order issue
- Out-of-order reading operands & execute & commit

### Reference

**Appendix A** of the text book: J. Hennessey, D. Patterson, "Computer Architecture: a quantitative approach" 4<sup>th</sup> Edition, Morgan-Kaufmann Publishers.