
TritVerilog

```
full_add fa0(
  a[0],b[0],cin,
  sum[0],c1);
full_add fa1(
  a[1],b[1],c1,
  sum[1],c2);
full_add fa2(
  a[2],b[2],c2,
  sum[2],c3);
full_add fa3(
  a[3],b[3],c3,
  sum[3],cout);
```


four full adders in a chain
+ full_add, half_add modules

Synthesis



64 cells, depth 27
equivalence: exhaustive

Standard cells




9 cells from taped-out circuits
132 µm tall, three rails

Place & route



1692 × 1590 µm, M1 + M2
0 DRC markers, LVS match

Post-layout SPICE



sum[3] (blue), cout (orange), 0–10 µs
extracted devices + wire C