

## Hands-on Multi-GPU training

**S3529** 

Hands-on Lab: Multi-GPU Acceleration Example

Justin Luitjens

Wednesday 17:00-17:50

Rm 230A1

# Where can I find multi-GPU nodes?

**GPU Test Drive** 

http://www.nvidia.com/GPUTestDrive

#### Where can I find multi-GPU nodes?

#### **GPU Test Drive**


http://www.nvidia.com/GPUTestDrive

#### Commercial/Academic Clusters

- Emerald (8 x M2090)
- Keeneland (3/2 x M2070)
- Tsubame (3 x M2050)
- JSCC RAS (8x M2090)
- Amazon Cloud (2 x C2050)

#### **Outline**

- Why More GPUs?
- Executing on multiple GPUs
- Hiding inter-GPU communication
- Tuning for node topology
- CUDA C Case study
  - One Host, Many GPUs
  - Many Host, Many GPUs



CPU

MemCpy

**GPU** 


Serial computation


CPU





MemCpy


**GPU** 

















CPU


MemCpy

GPU 1











## Nvidia K10 - multiple GPUs on a board



# Nvidia K10 - multiple GPUs on a board



# Executing on multiple GPUs


# Managing multiple GPUs from a single CPU thread


cudaSetDevice() - sets the current GPU

# Managing multiple GPUs from a single CPU thread

cudaSetDevice() - sets the current GPU

```
cudaSetDevice( 0 );
kernel<<<...>>>(...);
cudaMemcpyAsync(...);
cudaSetDevice( 1 );
kernel<<<...>>>(...);
```





### **Enabling GPUDirect**

cudaDeviceEnablePeerAccess( peer\_device, 0 )

Enables current GPU to access addresses on peer\_device GPU

cudaDeviceCanAccessPeer( &accessible, dev\_X, dev\_Y )

Checks whether dev\_X can access memory of dev\_Y



\* PCle gen. 2 (12 GB/s for gen. 3)



\* PCle gen. 2 (22 GB/s for gen. 3)

## Unified Virtual Addressing (UVA)

Driver/GPU can determine from an address where data resides

## Unified Virtual Addressing (UVA)


Driver/GPU can determine from an address where data resides

#### Requires:


- 64-bit Linux or 64-bit Windows with TCC driver
- Fermi or later architecture GPUs (compute capability 2.0 or higher)
- CUDA 4.0 or later

# Hiding inter-GPU communication


# Overlap kernel and memory copy



# Overlap kernel and memory copy



## Overlap kernel and memory copy



#### Requirements:

- D2H or H2D memcopy from <u>pinned</u> memory
- Device with compute capability ≥ 1.1 (G84 and later)
- Kernel and memcopy in different, non-0 streams

### Pinned memory

cudaHostAlloc(void\*\* pHost, size\_t size, int flags)
cudaFree(void \* pHost)

allocates pinned (page-locked) CPU memory

### Pinned memory

cudaHostAlloc(void\*\* pHost, size\_t size, int flags)
cudaFree(void \* pHost)

allocates pinned (page-locked) CPU memory

cudaHostRegister(void\* pHost, size\_t size, int flags)
cudaHostUnregister(void\* pHost)

pins/unpins previously allocated memory

## Overlap kernel and memory copy

```
cudaStream_t stream1, stream2;
cudaStreamCreate(&stream1);
cudaStreamCreate(&stream2);
cudaHostAlloc(&src, size, 0);
...
cudaMemcpyAsync( dst, src, size, dir, stream1 );
kernel<<<grid, block, 0, stream1>>>(...);
cudaMemcpyAsync( dst, src, size, dir, stream2 );
kernel<<<grid, block, 0, stream2>>>(...);
```

## Overlap kernel and memory copy

```
cudaStream_t stream1, stream2;
    cudaStreamCreate(&stream1);
    cudaStreamCreate(&stream2);
    cudaHostAlloc(&src, size, 0);
    cudaMemcpyAsync( dst, src, size, dir, stream1 );
    kernel<<<grid, block, 0, stream1>>>(...);
                                                        potentially
    cudaMemcpyAsync( dst, src, size, dir, stream2 );
                                                        overlapped
    kernel<<<grid, block, 0, stream2>>>(...);
CPU
       stream1
       stream2
```

## **Creating CUDA Events**

cudaEventCreate(cudaEvent\_t \*event)
cudaEventDestroy(cudaEvent\_t event)

### **Using CUDA Events**

cudaEventSynchronize(cudaEvent\_t event)

## Expressing dependency through events

```
cudaEvent t ev;
    cudaEventCreate(&ev);
    cudaMemcpyAsync( dst, src, size, dir, stream1 );
    cudaMemcpyAsync( dst2, src2, size, dir, stream2 );
    cudaEventRecord( ev, stream2 );
    cudaStreamWaitEvent(stream1, ev);
    kernel<<<grid, block, 0, stream1>>>(...);
    Kernel<<<grid, block, 0, stream2>>>(...);
CPU
       stream1
       stream2
```

## **Multi-GPU Streams and Events**

- CUDA streams and events are <u>per device</u> (GPU)
  - Each device has its own default stream (aka 0- or NULL-stream)

- CUDA streams and events are per device (GPU)
  - Each device has its own default stream (aka 0- or NULL-stream)
- Streams and:
  - Kernels: can be launched to a stream only if the stream's GPU is current

- CUDA streams and events are <u>per device</u> (GPU)
  - Each device has its own default stream (aka 0- or NULL-stream)
- Streams and:
  - Kernels: can be launched to a stream only if the stream's GPU is current
  - Memcopies: can be issued to any stream

- CUDA streams and events are per device (GPU)
  - Each device has its own default stream (aka 0- or NULL-stream)
- Streams and:
  - Kernels: can be launched to a stream only if the stream's GPU is current
  - Memcopies: can be issued to any stream
  - Events: can be recorded only to a stream if the stream's GPU is current

- CUDA streams and events are per device (GPU)
  - Each device has its own default stream (aka 0- or NULL-stream)
- Streams and:
  - Kernels: can be launched to a stream only if the stream's GPU is current
  - Memcopies: can be issued to any stream
  - Events: can be recorded only to a stream if the stream's GPU is current
- Synchronization/query:
  - It is OK to query or synchronize with any event/stream

```
cudaStream_t streamA, streamB;
cudaEvent t eventA, eventB;
cudaSetDevice( 0 );
cudaStreamCreate( &streamA );
cudaEventCreate( &eventA );
cudaSetDevice( 1 );
cudaStreamCreate( &streamB );
cudaEventCreate( &eventB );
kernel < < < ..., stream B >>> (...);
cudaEventRecord( eventB, streamB );
cudaEventSynchronize( eventB );
```

```
// streamA and eventA belong to device-0
```

// streamB and eventB belong to device-1

#### OK:

- device 1 is current
- eventB and streamB belong to device 1

```
cudaStream_t streamA, streamB;
cudaEvent t eventA, eventB;
cudaSetDevice( 0 );
cudaStreamCreate( &streamA );
cudaEventCreate( &eventA );
cudaSetDevice( 1 );
cudaStreamCreate( &streamB );
cudaEventCreate( &eventB );
kernel <<<..., stream A>>>(...);
cudaEventRecord( eventB, streamB );
cudaEventSynchronize( eventB );
```

```
// streamA and eventA belong to device-0
```

// streamB and eventB belong to device-1

#### **ERROR:**

- device 1 is current
- streamA belongs to device 0

```
cudaStream_t streamA, streamB;
cudaEvent t eventA, eventB;
cudaSetDevice( 0 );
cudaStreamCreate( &streamA );
cudaEventCreate( &eventA );
cudaSetDevice( 1 );
cudaStreamCreate( &streamB );
cudaEventCreate( &eventB );
kernel < < < ..., stream B >>> (...);
cudaEventRecord( eventA, streamB );
cudaEventSynchronize( eventB );
```

```
// streamA and eventA belong to device-0
```

// streamB and eventB belong to device-1

#### **ERROR:**

- eventA belongs to device 0
- streamB belongs to device 1

```
cudaStream_t streamA, streamB;
cudaEvent t eventA, eventB;
cudaSetDevice( 0 );
cudaStreamCreate( &streamA );
cudaEventCreate( &eventA );
cudaSetDevice( 1 );
cudaStreamCreate( &streamB );
cudaEventCreate( &eventB );
kernel < < ..., stream B >>> (...);
cudaEventRecord( eventB, streamB );
cudaSetDevice( 0 );
cudaEventSynchronize( eventB );
kernel<<<..., streamA>>>(...);
```

```
// streamA and eventA belong to device-0
// streamB and eventB belong to device-1
device-1 is current
device-0 is current
```

```
cudaStream_t streamA, streamB;
cudaEvent t eventA, eventB;
cudaSetDevice( 0 );
cudaStreamCreate( &streamA );
cudaEventCreate( &eventA );
cudaSetDevice( 1 );
cudaStreamCreate( &streamB );
cudaEventCreate( &eventB );
kernel < < ..., stream B >>> (...);
cudaEventRecord( eventB, streamB );
cudaSetDevice( 0 );
cudaEventSynchronize( eventB );
kernel <<<..., stream A>>>(...);
```

// streamA and eventA belong to device-0

// streamB and eventB belong to device-1


#### OK:

- device-0 is current
- synchronizing/querying events/streams of other devices is allowed


```
int gpu_A = 0;
int gpu_B = 1;
cudaSetDevice( gpu_A );
cudaMalloc( &d_A, num_bytes );
int accessible = 0;
cudaDeviceCanAccessPeer( &accessible, gpu_B, gpu_A);
if( accessible )
  cudaSetDevice(gpu_B );
  cudaDeviceEnablePeerAccess( gpu_A, 0 );
  kernel<<<...>>>( d_A);
```

Even though kernel executes on gpu2, it will access (via PCIe) memory allocated on gpu1

# Subdividing the problem




# Stage 1




Compute halo regions

# Stage 2



Compute internal regions

# Stage 2



Compute internal regions Exchange halo regions

```
for( int istep=0; istep<nsteps; istep++)
{
    for( int i=0; i<num_gpus; i++ )
    {
        cudaSetDevice( gpu[i] );
        kernel_halo<<<..., stream_compute[i]>>>( ... );
```

Compute halos

```
for( int istep=0; istep<nsteps; istep++)
{
    for( int i=0; i<num_gpus; i++ )
    {
        cudaSetDevice( gpu[i] );
        kernel_halo<<<..., stream_compute[i]>>>( ... );
    }
        Compute halos
        Compute internal
    }
}
```

```
for( int istep=0; istep<nsteps; istep++)</pre>
   for( int i=0; i<num_gpus; i++ )
      cudaSetDevice( gpu[i] );
      kernel_halo<<<..., stream_compute[i]>>>( ... );
      kernel_int<<<..., stream_compute[i]>>>( ... );
  for( int i=0; i<num_gpus-1; i++ ) {</pre>
     cudaMemcpyPeerAsync( ..., stream_compute[i] );
   for( int i=1; i<num_gpus; i++ )</pre>
     cudaMemcpyPeerAsync( ..., stream_compute[i] );
```

Compute halos

Compute internal

Exchange halos

```
for( int istep=0; istep<nsteps; istep++)</pre>
  for( int i=0; i<num_gpus; i++ )
      cudaSetDevice( gpu[i] );
                                                                         Compute halos
      kernel_halo<<<..., stream_compute[i]>>>( ... );
                                                                       Compute internal
      kernel_int<<<..., stream_compute[i]>>>( ... );
  for( int i=0; i<num_gpus-1; i++ ) {</pre>
     cudaMemcpyPeerAsync( ..., stream_compute[i] );
                                                                        Exchange halos
  for( int i=1; i<num_gpus; i++ )</pre>
     cudaMemcpyPeerAsync( ..., stream_compute[i] );
```

stream\_compute

halo

int

halo

int


```
for( int istep=0; istep<nsteps; istep++)</pre>
   for( int i=0; i<num_gpus; i++ )
      cudaSetDevice( gpu[i] );
      kernel_halo<<<..., stream_compute[i]>>>( ... );
      kernel_int<<<..., stream_compute[i]>>>( ... );
  for( int i=0; i<num_gpus-1; i++ ) {</pre>
     cudaMemcpyPeerAsync( ..., stream_copy[i] );
   for( int i=1; i<num_gpus; i++ )</pre>
     cudaMemcpyPeerAsync( ..., stream_copy[i] );
```

Compute halos

Compute internal

Exchange halos

```
for( int istep=0; istep<nsteps; istep++)</pre>
  for( int i=0; i<num_gpus; i++ )
      cudaSetDevice( gpu[i] );
                                                                         Compute halos
      kernel_halo<<<..., stream_compute[i]>>>( ... );
                                                                       Compute internal
      kernel_int<<<..., stream_compute[i]>>>( ... );
  for( int i=0; i<num_gpus-1; i++ ) {</pre>
     cudaMemcpyPeerAsync( ..., stream_copy[i] );
                                                                        Exchange halos
  for( int i=1; i<num_gpus; i++ )</pre>
     cudaMemcpyPeerAsync( ..., stream_copy[i] );
```





int

halo

halo

int



```
for( int istep=0; istep<nsteps; istep++)</pre>
  for( int i=0; i<num_gpus; i++ )
      cudaSetDevice( gpu[i] );
      kernel_halo<<<..., stream_compute[i]>>>( ... );
      cudaEventRecord(event_i[i], stream_compute[i] );
      kernel_int<<<..., stream_compute[i]>>>( ... );
  for( int i=0; i<num_gpus-1; i++ ) {</pre>
     cudaStreamWaitEvent(stream_copy[i], event_i[i]);
     cudaMemcpyPeerAsync( ..., stream_copy[i] );
  for( int i=1; i<num_gpus; i++ )</pre>
     cudaMemcpyPeerAsync( ..., stream_copy[i] );
```

Compute halos

Compute internal

Exchange halos

```
for( int istep=0; istep<nsteps; istep++)</pre>
  for( int i=0; i<num_gpus; i++ )
      cudaSetDevice( gpu[i] );
                                                                         Compute halos
      kernel_halo<<<..., stream_compute[i]>>>( ... );
     cudaEventRecord(event_i[i], stream_compute[i] );
                                                                       Compute internal
      kernel_int<<<..., stream_compute[i]>>>( ... );
  for( int i=0; i<num_gpus-1; i++ ) {</pre>
     cudaStreamWaitEvent(stream_copy[i], event_i[i]);
     cudaMemcpyPeerAsync( ..., stream_copy[i] );
                                                                        Exchange halos
  for( int i=1; i<num_gpus; i++ )</pre>
     cudaMemcpyPeerAsync( ..., stream_copy[i] );
```



```
for( int istep=0; istep<nsteps; istep++)</pre>
  for( int i=0; i<num_gpus; i++ )
      cudaSetDevice( gpu[i] );
                                                                        Compute halos
      kernel_halo<<<..., stream_compute[i]>>>( ... );
     cudaEventRecord(event_i[i], stream_compute[i] );
                                                                      Compute internal
      kernel_int<<<..., stream_compute[i]>>>( ... );
  for( int i=0; i<num_gpus-1; i++ ) {
     cudaStreamWaitEvent(stream_copy[i], event_i[i]);
     cudaMemcpyPeerAsync( ..., stream_copy[i] );
                                                                       Exchange halos
  for( int i=1; i<num_gpus; i++ )</pre>
     cudaMemcpyPeerAsync( ..., stream_copy[i] );
  for( int i=0; i<num_gpus; i++ )
     cudaSetDevice( gpu[i] );
                                                                         Synchronize
     cudaDeviceSynchronize();
     // swap input/output pointers
```

## OpenACC in 1 slide

## OpenACC in 1 slide

```
#pragma acc data copyin(in[0:SIZE+2])
#pragma acc kernels loop present(out, in)
for (int i=1; i< SIZE+1; i++) {
  out[i] = 0.5*in[i] +
            0.25*in[i-1] +
            0.25*in[i+1];
#pragma end kernels
#pragma acc update host(out)
```

### Multiple GPUs with OpenACC

#### Multiple GPUs with OpenACC

```
#pragma omp parallel num_threads(4)
  int t = omp_get_thread_num();
  acc_set_device_num(t, acc_device_nvidia);
#pragma acc data copyin(in)
#pragma acc kernels loop present(in)
for (int i=1; i< 1+SIZE; i++) {
  out[i] = 0.5*in[i] +
           0.25*in[i-1] +
           0.25*in[i+1];
#pragma end kernels
#pragma acc update host(out)
//compile with -mp -acc
```

#### Multiple GPUs with OpenACC


```
#pragma omp parallel num_threads(4)
  int t = omp_get_thread_num();
  acc_set_device_num(t, acc_device_nvidia);
#pragma acc data copyin(in)
#pragma acc kernels loop present(in)
for (int i=1+t*SIZE/4; i<1+(t+1)*SIZE/4; i++)
  out[i] = 0.5*in[i] +
           0.25*in[i-1] +
           0.25*in[i+1];
#pragma end kernels
#pragma acc update host(out)
//compile with -mp -acc
```


#### Multiple GPUs with OpenACC


```
#pragma omp parallel num_threads(4)
 int t = omp_get_thread_num();
  acc_set_device_num(t, acc_device_nvidia);
#pragma acc data copyin(in[t*SIZE/4:SIZE/4+2])
#pragma acc kernels loop present(in[t*SIZE/4:SIZE/4+2])
for (int i=1+t*SIZE/4; i<1+(t+1)*SIZE/4; i++)
  out[i] = 0.5*in[i] +
           0.25*in[i-1] +
           0.25*in[i+1];
#pragma end kernels
#pragma acc update host(out[t*SIZE/4+1:SIZE/4])
//compile with -mp -acc
```




# **CPU/GPU** interface









- Two ways to exchange
  - Left-right approach



- Two ways to exchange
  - Left-right approach




- Two ways to exchange
  - Left-right approach
  - Pairwise approach




- Two ways to exchange
  - Left-right approach
  - Pairwise approach

# Example: Left-Right Approach for 4 GPUs




Stage 1: send "right" / receive from "left"

## Example: Left-Right Approach for 4 GPUs




Stage 1: send "right" / receive from "left"




**Stage 2:** send "left" / receive from "right"

## Example: Left-Right Approach for 4 GPUs




Stage 1: send "right" / receive from "left"



**Stage 2:** send "left" / receive from "right"


Achieved throughput: ~15 GB/s


#### Example: Left-Right Approach for 8 GPUs



Achieved aggregate throughput: ~34 GB/s


#### Example: Pairwise Approach for 4 GPUs






No contention for PCIe links


# Example: Even-Odd Stage of Pairwise Approach for 8 GPUs



# Example: Even-Odd Stage of Pairwise Approach for 8 GPUs



# Example: Even-Odd Stage of Pairwise Approach for 8 GPUs



- Odd-even stage:
  - Will always have contention for 8 or more GPUs
- Even-odd stage:
  - Will not have contention

#### 1D Communication

- For 2 GPUs, the approaches are equivalent
- Left-Right approach better for the other cases
- In all cases, duplex improves bandwidth


#### Code for the Left-Right Approach

#### Code for the Left-Right Approach

```
for( int i=0; i<num_gpus-1; i++ ) // "right" stage cudaMemcpyPeerAsync( d_out[i+1], gpu[i+1], d_in[i], gpu[i], num_bytes, stream[i] );
```

```
for( int i=1; i<num_gpus; i++ ) // "left" stage
    cudaMemcpyPeerAsync( d_out[i-1], gpu[i-1], d_in[i], gpu[i], num_bytes, stream[i] );</pre>
```


#### **PCle** contention



```
for( int i=0; i<num_gpus-1; i++ ) // "right" stage
    cudaMemcpyPeerAsync( d_out[i+1], gpu[i+1], d_in[i], gpu[i], num_bytes, stream[i] );</pre>
```

```
for( int i=1; i<num_gpus; i++ ) // "left" stage
    cudaMemcpyPeerAsync( d_out[i-1], gpu[i-1], d_in[i], gpu[i], num_bytes, stream[i] );</pre>
```


#### **PCle** contention




```
for( int i=0; i<num_gpus-1; i++ ) // "right" stage
    cudaMemcpyPeerAsync( d_out[i+1], gpu[i+1], d_in[i], gpu[i], num_bytes, stream[i] );</pre>
```

```
for( int i=1; i<num_gpus; i++ ) // "left" stage
    cudaMemcpyPeerAsync( d_out[i-1], gpu[i-1], d_in[i], gpu[i], num_bytes, stream[i] );</pre>
```


#### PCle contention






#### Fix

## Better performance with Synchronize



Synchronize



## Determining Topology/Locality of a System

- Hardware Locality tool:
  - http://www.open-mpi.org/projects/hwloc/
  - Cross-OS, cross-platform
- lspci -tvv



## Multiple GPUs, multiple nodes

```
GPU GPU GPU GPU GPU GPU GPU GPU CPU
```

```
cudaMemcpyAsync( ..., stream_halo[i] );
cudaStreamSynchronize( stream_halo[i] );
MPI_Sendrecv( ... );
cudaMemcpyAsync( ..., stream_halo[i] );
```

## **GPU-aware MPI**

- MVAPICH
- OpenMPI
- Cray

#### **GPU-aware MPI**

S3047

Introduction to CUDA-aware MPI and NVIDIA GPUDirect™

Jiri Kraus

Wednesday 16:00-16:50


Rm 230C

```
for( int i=0; i<num_gpus-1; i++ )
    cudaMemcpyPeerAsync( ..., stream_halo[i] );</pre>
```


```
for( int i=0; i<num_gpus; i++ )
    cudaStreamSynchronize( stream_halo[i] );</pre>
```




```
for( int i=0; i<num_gpus-1; i++ )
    cudaMemcpyPeerAsync( ..., stream_halo[i] );
cudaSetDevice( gpu[num_gpus-1] );
cudaMemcpyAsync( ..., stream_halo[num_gpus-1] );
for( int i=0; i<num_gpus; i++ )
    cudaStreamSynchronize( stream_halo[i] );</pre>
```




```
for( int i=0; i<num_gpus-1; i++ )
    cudaMemcpyPeerAsync( ..., stream_halo[i] );
cudaSetDevice( gpu[num_gpus-1] );
cudaMemcpyAsync( ..., stream_halo[num_gpus-1] );
for( int i=0; i<num_gpus; i++ )
    cudaStreamSynchronize( stream_halo[i] );
for( int i=1; i<num_gpus; i++ )
    cudaMemcpyPeerAsync( ..., stream_halo[i] );
cudaSetDevice( gpu[0] );
cudaMemcpyAsync( ..., stream_halo[0] );</pre>
```



```
for( int i=0; i<num_gpus-1; i++ )
    cudaMemcpyPeerAsync( ..., stream_halo[i] );
cudaSetDevice( gpu[num_gpus-1] );
cudaMemcpyAsync( ..., stream_halo[num_gpus-1] );
for( int i=0; i<num_gpus; i++ )
    cudaStreamSynchronize( stream_halo[i] );
for( int i=1; i<num_gpus; i++ )
    cudaMemcpyPeerAsync( ..., stream_halo[i] );
cudaSetDevice( gpu[0] );
cudaMemcpyAsync( ..., stream_halo[0] );
MPI_Sendrecv( ... );</pre>
```




```
for( int i=0; i<num_gpus-1; i++ )</pre>
  cudaMemcpyPeerAsync( ..., stream_halo[i] );
cudaSetDevice( gpu[num_gpus-1] );
cudaMemcpyAsync( ..., stream_halo[num_gpus-1] );
for( int i=0; i<num_gpus; i++ )
  cudaStreamSynchronize( stream_halo[i] );
for( int i=1; i<num_gpus; i++ )
  cudaMemcpyPeerAsync( ..., stream_halo[i] );
cudaSetDevice( gpu[0] );
cudaMemcpyAsync( ..., stream_halo[0] );
MPI Sendrecv(...);
for( int i=0; i<num_gpus; i++ )
  cudaStreamSynchronize( stream_halo[i] );
cudaSetDevice( gpu[0] );
cudaMemcpyAsync( ..., stream_halo[0] );
MPI_Sendrecv( ... );
```




# Overlapping MPI and PCIe Transfers

```
for( int i=0; i<num_gpus-1; i++ )</pre>
  cudaMemcpyPeerAsync( ..., stream_halo[i] );
cudaSetDevice( gpu[num_gpus-1] );
cudaMemcpyAsync( ..., stream_halo[num_gpus-1] );
for( int i=0; i<num_gpus; i++ )</pre>
  cudaStreamSynchronize( stream_halo[i] );
for( int i=1; i<num_gpus; i++ )
  cudaMemcpyPeerAsync( ..., stream_halo[i] );
cudaSetDevice( gpu[0] );
cudaMemcpyAsync( ..., stream_halo[0] );
MPI Sendrecv(...);
for( int i=0; i<num_gpus; i++ )
  cudaStreamSynchronize( stream_halo[i] );
cudaSetDevice( gpu[0] );
cudaMemcpyAsync( ..., stream_halo[0] );
MPI_Sendrecv( ... );
cudaSetDevice( gpu[num_gpus-1] );
cudaMemcpyAsync( ..., stream_halo[num_gpus-1] );
```



# NVIDIA® GPUDirect™ Support for RDMA




Node 1 Node 2



# Case Study: TTI FWM

- TTI Forward Wave Modeling
  - Fundamental part of TTI RTM
  - 3DFD, 8<sup>th</sup> order in space, 2<sup>nd</sup> order in time
  - 1D domain decomposition




# Case Study: TTI FWM

- Experiments:
  - 512x512x512 cube
  - Requires ~7 GB working set
  - Single node, 4-GPU "tree"

# Case Study: TTI FWM

- Experiments:
  - 512x512x512 cube
  - Requires ~7 GB working set
  - Single node, 4-GPU "tree"
  - 95% scaling to 8 GPUs/Node



#### Case Study: Time Breakdown

Single step (single 8-GPU node):

Halo computation: 1.1 ms

Internal computation: 12.7 ms

Halo-exchange: 5.9 ms

Total: 13.8 ms

- Communication is completely hidden
  - ~95% scaling: halo+internal: 13.8 ms (13.0 ms if done without splitting computation into halo and internal)
  - Time enough for slower communication (network)

- Test system:
  - 3 servers, each with 2 GPUs, Infiniband DDR interconnect

- Test system:
  - 3 servers, each with 2 GPUs, Infiniband DDR interconnect
- Performance:
  - 512x512x512 domain:

■ 1 node x 2 GPUs: 1.98x

■ 2 nodes x 1 GPU: 1.97x

■ 2 nodes x 2 GPUs: 3.98x

- Test system:
  - 3 servers, each with 2 GPUs, Infiniband DDR interconnect
- Performance:
  - 512x512x512 domain:

■ 1 node x 2 GPUs: 1.98x

■ 2 nodes x 1 GPU: 1.97x

■ 2 nodes x 2 GPUs: 3.98x

■ 3 nodes x 2 GPUs: 4.50x

- Test system:
  - 3 servers, each with 2 GPUs, Infiniband DDR interconnect
- Performance:
  - 512x512x512 domain:

■ 1 node x 2 GPUs: 1.98x

• 2 nodes x 1 GPU: 1.97x

2 nodes x 2 GPUs: 3.98x

3 nodes x 2 GPUs: 4.50x

Communication takes longer than internal computation

- Test system:
  - 3 servers, each with 2 GPUs, Infiniband DDR interconnect
- Performance:
  - 512x512x512 domain:

■ 1 node x 2 GPUs: 1.98x

• 2 nodes x 1 GPU: 1.97x

• 2 nodes x 2 GPUs: 3.98x

■ 3 nodes x 2 GPUs: 4.50x

— 768x768x768 domain:

■ 3 nodes x 2 GPUs: 5.60x

Communication takes longer than internal computation

- Test system:
  - 3 servers, each with 2 GPUs, Infiniband DDR interconnect
- Performance:
  - 512x512x512 domain:

■ 1 node x 2 GPUs: 1.98x

• 2 nodes x 1 GPU: 1.97x

• 2 nodes x 2 GPUs: 3.98x

■ 3 nodes x 2 GPUs: 4.50x

— 768x768x768 domain:

■ 3 nodes x 2 GPUs: 5.60x

Communication takes longer than internal computation

- Test system:
  - 3 servers, each with 2 GPUs, Infiniband DDR interconnect
- Performance:
  - 512x512x512 domain:

1 node x 2 GPUs: 1.98x

2 nodes x 1 GPU: 1.97x

2 nodes x 2 GPUs: 3.98x

Communication takes longer than 3 nodes x 2 GPUs: 4.50x internal computation

— 768x768x768 domain:

3 nodes x 2 GPUs: 5.60x

- Conclusions
  - Communication (PCIe and IB DDR2) is hidden when each GPU gets ~100 slices
    - Network is ~68% of all communication time
  - IB QDR hides communication when each GPU gets ~70 slices

#### Summary

Multiple GPUs can stretch your compute dollar

PeerToPeer and can move data directly between GPUs

 Streams and asynchronous kernel/copies facilitate concurrent execution

Many apps can scale to 8 GPUs and beyond

#### **Get started**

Hands on TrainingS3529 Wednesday 5pm

GPU Test Drive

http://www.nvidia.com/GPUTestDrive

Visit us at the CUDA expert table

C